1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-01 00:12:50 +01:00
llvm-mirror/lib/Target/ARM/MCTargetDesc
Mihai Popa a9e072fd76 Add support for Thumb2 literal loads with negative zero offset
Thumb2 literal loads use an offset encoding which allows for 
negative zero. This fixes parsing and encoding so that #-0 
is correctly processed. The parser represents #-0 as INT32_MIN.

llvm-svn: 188549
2013-08-16 12:03:00 +00:00
..
ARMAddressingModes.h Replace Count{Leading,Trailing}Zeros_{32,64} with count{Leading,Trailing}Zeros. 2013-05-24 22:23:49 +00:00
ARMAsmBackend.cpp This adds range checking for "ldr Rn, [pc, #imm]" Thumb 2013-07-22 15:49:36 +00:00
ARMBaseInfo.h ARM: ISB cannot be passed the same options as DMB 2013-06-10 14:17:08 +00:00
ARMELFObjectWriter.cpp This patch reworks how llvm targets set 2013-01-30 02:09:52 +00:00
ARMELFStreamer.cpp Remove address spaces from MC. 2013-07-02 15:49:13 +00:00
ARMELFStreamer.h
ARMFixupKinds.h
ARMMachObjectWriter.cpp
ARMMachORelocationInfo.cpp Add MCSymbolizer for symbolic/annotated disassembly. 2013-05-24 00:39:57 +00:00
ARMMCAsmInfo.cpp
ARMMCAsmInfo.h
ARMMCCodeEmitter.cpp Add support for Thumb2 literal loads with negative zero offset 2013-08-16 12:03:00 +00:00
ARMMCExpr.cpp
ARMMCExpr.h Add AArch64 as an experimental target. 2013-01-31 12:12:40 +00:00
ARMMCTargetDesc.cpp Add a subtarget feature 'v8' to the ARM backend. 2013-06-26 16:58:26 +00:00
ARMMCTargetDesc.h Add MCSymbolizer for symbolic/annotated disassembly. 2013-05-24 00:39:57 +00:00
ARMUnwindOp.h Implement ARM unwind opcode assembler. 2013-04-16 12:02:21 +00:00
ARMUnwindOpAsm.cpp Fix ARM unwind opcode assembler in several cases. 2013-06-09 12:22:30 +00:00
ARMUnwindOpAsm.h Fix ARM unwind opcode assembler in several cases. 2013-06-09 12:22:30 +00:00
CMakeLists.txt Add MCSymbolizer for symbolic/annotated disassembly. 2013-05-24 00:39:57 +00:00
LLVMBuild.txt
Makefile