Mandeep Singh Grang 54f45ece9e [llvm] Remove redundant --check-prefix=CHECK from tests ... Reviewers: MatzeB, mcrosier, rengolin Differential Revision: https://reviews.llvm.org/D25894 llvm-svn: 285003		2016-10-24 18:57:55 +00:00
..
AArch64	[llvm] Remove redundant --check-prefix=CHECK from tests	2016-10-24 18:57:55 +00:00
AMDGPU	AMDGPU: Fix Two Address problems with v_movreld	2016-10-24 14:56:02 +00:00
ARM	[llvm] Remove redundant --check-prefix=CHECK from tests	2016-10-24 18:57:55 +00:00
AVR	[RegAllocGreedy] Attempt to split unspillable live intervals	2016-10-11 01:04:36 +00:00
BPF	Revert "In visitSTORE, always use FindBetterChain, rather than only when UseAA is enabled."	2016-10-13 20:23:25 +00:00
Generic	llc: Add -start-before/-stop-before options	2016-09-23 21:46:02 +00:00
Hexagon	[Hexagon] Handle spills of partially defined double vector registers	2016-10-21 16:38:29 +00:00
Inputs
Lanai
Mips	[DAG] optimize negation of bool	2016-10-19 16:58:59 +00:00
MIR	AMDGPU/SI: Handle s_getreg hazard in GCNHazardRecognizer	2016-10-15 00:58:14 +00:00
MSP430	Revert "In visitSTORE, always use FindBetterChain, rather than only when UseAA is enabled."	2016-10-13 20:23:25 +00:00
NVPTX	[NVPTX] Added intrinsics for atom.gen.{sys|cta}.* instructions.	2016-09-28 17:25:38 +00:00
PowerPC	[PPC] Generate positive FP zero using xor insn instead of loading from constant area	2016-10-24 17:31:09 +00:00
SPARC	Sparc: fix test.	2016-10-19 15:55:11 +00:00
SystemZ	[SystemZ] Post-RA scheduler implementation	2016-10-20 08:27:16 +00:00
Thumb	Revert "In visitSTORE, always use FindBetterChain, rather than only when UseAA is enabled."	2016-10-13 20:23:25 +00:00
Thumb2	Revert r284580+r284917. ("Synthesize TBB/TBH instructions")	2016-10-24 17:20:50 +00:00
WebAssembly	[WebAssembly] Fix for 0xc call_indirect changes	2016-10-21 16:38:07 +00:00
WinEH
X86	[llvm] Remove redundant --check-prefix=CHECK from tests	2016-10-24 18:57:55 +00:00
XCore	Revert "In visitSTORE, always use FindBetterChain, rather than only when UseAA is enabled."	2016-10-13 20:23:25 +00:00