mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 20:23:11 +01:00
c71f850869
This adds the `norm` sub-target feature (without backing implementation for now) to table gen. Differential Revision: https://reviews.llvm.org/D104558
37 lines
1.2 KiB
TableGen
37 lines
1.2 KiB
TableGen
//===- ARC.td - Describe the ARC Target Machine ------------*- tablegen -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "llvm/Target/Target.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// ARC Subtarget features
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
def FeatureNORM
|
|
: SubtargetFeature<"norm", "Xnorm", "true",
|
|
"Enable support for norm instruction.">;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Registers, calling conventions, instruction descriptions
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "ARCRegisterInfo.td"
|
|
include "ARCInstrInfo.td"
|
|
include "ARCCallingConv.td"
|
|
|
|
def ARCInstrInfo : InstrInfo;
|
|
|
|
class Proc<string Name, list<SubtargetFeature> Features>
|
|
: Processor<Name, NoItineraries, Features>;
|
|
|
|
def : Proc<"generic", []>;
|
|
|
|
def ARC : Target {
|
|
let InstructionSet = ARCInstrInfo;
|
|
}
|