1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 20:23:11 +01:00
llvm-mirror/test/MachineVerifier/test_g_assert_zext.mir
Jay Foad d27645b72c [GlobalISel] Simpler verification of G_SEXT_INREG and G_ASSERT_ZEXT
There's no need to call verifyVectorElementMatch since we already know
that the source and destination types are identical.

Differential Revision: https://reviews.llvm.org/D96589
2021-02-12 21:33:27 +00:00

43 lines
1.8 KiB
YAML

# REQUIRES: aarch64-registered-target
# RUN: not --crash llc -verify-machineinstrs -mtriple aarch64 -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
name: test
body: |
bb.0:
liveins: $x0, $w0
%0:_(s64) = COPY $x0
%1:_(<4 x s16>) = COPY $x0
%2:_(s32) = COPY $w0
; CHECK: *** Bad machine code: G_ASSERT_ZEXT expects an immediate operand #2 ***
; CHECK: instruction: %assert_zext_1:_(s64) = G_ASSERT_ZEXT
%assert_zext_1:_(s64) = G_ASSERT_ZEXT %0, %0
; CHECK: *** Bad machine code: G_ASSERT_ZEXT expects an immediate operand #2 ***
; CHECK: instruction: %assert_zext_2:_(s64) = G_ASSERT_ZEXT
%assert_zext_2:_(s64) = G_ASSERT_ZEXT %0, i8 8
; CHECK: *** Bad machine code: Type mismatch in generic instruction ***
; CHECK: instruction: %assert_zext_3:_(<2 x s32>) = G_ASSERT_ZEXT
%assert_zext_3:_(<2 x s32>) = G_ASSERT_ZEXT %0, 8
; CHECK: *** Bad machine code: Type mismatch in generic instruction ***
; CHECK: instruction: %assert_zext_4:_(<2 x s32>) = G_ASSERT_ZEXT
%assert_zext_4:_(<2 x s32>) = G_ASSERT_ZEXT %1, 8
; CHECK: *** Bad machine code: G_ASSERT_ZEXT size must be >= 1 ***
; CHECK: instruction: %assert_zext_5:_(s64) = G_ASSERT_ZEXT
%assert_zext_5:_(s64) = G_ASSERT_ZEXT %0, 0
; CHECK: *** Bad machine code: G_ASSERT_ZEXT size must be less than source bit width ***
; CHECK: instruction: %assert_zext_6:_(s64) = G_ASSERT_ZEXT
%assert_zext_6:_(s64) = G_ASSERT_ZEXT %0, 128
; CHECK: *** Bad machine code: Type mismatch in generic instruction ***
; CHECK: instruction: %assert_zext_7:_(s64) = G_ASSERT_ZEXT %2:_, 8
%assert_zext_7:_(s64) = G_ASSERT_ZEXT %2, 8
; CHECK: *** Bad machine code: Generic instruction cannot have physical register ***
; CHECK: instruction: %assert_zext_8:_(s64) = G_ASSERT_ZEXT $x0, 8
%assert_zext_8:_(s64) = G_ASSERT_ZEXT $x0, 8