mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
324d242a2f
This patch fixes a crash encountered when compiling this code:
...
float16_t a;
__asm__("fminv %h[a], %[b], %[c].h"
: [a] "=r" (a)
: [b] "Upl" (b), [c] "w" (c))
The issue here is when using the 'h' modifier for a register
constraint 'r'.
Differential Revision: https://reviews.llvm.org/D93537
39 lines
1.5 KiB
LLVM
39 lines
1.5 KiB
LLVM
; RUN: not llc -mtriple=aarch64-none-linux-gnu -mattr=+sve -o - %s 2>&1 | FileCheck %s
|
|
|
|
target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
|
|
target triple = "aarch64-unknown-linux-gnu"
|
|
|
|
; CHECK: error: couldn't allocate input reg for constraint 'Upa'
|
|
; CHECK: error: couldn't allocate input reg for constraint 'r'
|
|
; CHECK: error: couldn't allocate output register for constraint 'w'
|
|
; CHECK: error: unknown token in expression
|
|
|
|
define <vscale x 16 x i1> @foo1(i32 *%in) {
|
|
entry:
|
|
%0 = load i32, i32* %in, align 4
|
|
%1 = call <vscale x 16 x i1> asm sideeffect "mov $0.b, $1.b \0A", "=@3Upa,@3Upa"(i32 %0)
|
|
ret <vscale x 16 x i1> %1
|
|
}
|
|
|
|
define <vscale x 4 x float> @foo2(<vscale x 4 x i32> *%in) {
|
|
entry:
|
|
%0 = load <vscale x 4 x i32>, <vscale x 4 x i32>* %in, align 16
|
|
%1 = call <vscale x 4 x float> asm sideeffect "ptrue p0.s, #1 \0Afabs $0.s, p0/m, $1.s \0A", "=w,r"(<vscale x 4 x i32> %0)
|
|
ret <vscale x 4 x float> %1
|
|
}
|
|
|
|
define <vscale x 16 x i1> @foo3(<vscale x 16 x i1> *%in) {
|
|
entry:
|
|
%0 = load <vscale x 16 x i1>, <vscale x 16 x i1>* %in, align 2
|
|
%1 = call <vscale x 16 x i1> asm sideeffect "mov $0.b, $1.b \0A", "=&w,w"(<vscale x 16 x i1> %0)
|
|
ret <vscale x 16 x i1> %1
|
|
}
|
|
|
|
define half @foo4(<vscale x 16 x i1> *%inp, <vscale x 8 x half> *%inv) {
|
|
entry:
|
|
%0 = load <vscale x 16 x i1>, <vscale x 16 x i1>* %inp, align 2
|
|
%1 = load <vscale x 8 x half>, <vscale x 8 x half>* %inv, align 16
|
|
%2 = call half asm "fminv ${0:h}, $1, $2.h", "=r,@3Upl,w"(<vscale x 16 x i1> %0, <vscale x 8 x half> %1)
|
|
ret half %2
|
|
}
|