mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 20:23:11 +01:00
df086a1bfa
This enables the no-aliases forms of many instructions. Depends on D103004 Reviewed By: tmatheson Differential Revision: https://reviews.llvm.org/D103005
135 lines
4.4 KiB
ArmAsm
135 lines
4.4 KiB
ArmAsm
// RUN: llvm-mc -triple=aarch64 < %s | FileCheck %s --check-prefixes=CHECK,ALIAS
|
|
// RUN: llvm-mc -triple=aarch64 -M no-aliases < %s | FileCheck %s --check-prefixes=CHECK,NOALIAS
|
|
// RUN: not llvm-mc -mattr=+no-neg-immediates -triple=aarch64-none-linux-gnu < %s 2>&1 | FileCheck %s --check-prefix=CHECK-NO-NEG-IMM
|
|
|
|
add w0, w2, #4096
|
|
sub w0, w2, #4096
|
|
// CHECK: add w0, w2, #1, lsl #12
|
|
// CHECK: sub w0, w2, #1, lsl #12
|
|
|
|
add w0, w2, #-4096
|
|
sub w0, w2, #-4096
|
|
// CHECK: sub w0, w2, #1, lsl #12
|
|
// CHECK: add w0, w2, #1, lsl #12
|
|
|
|
// CHECK: sub w0, w2, #2, lsl #12
|
|
// CHECK: sub w0, w2, #2, lsl #12
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
sub w0, w2, #2, lsl 12
|
|
add w0, w2, #-2, lsl 12
|
|
// CHECK: sub x1, x3, #2, lsl #12
|
|
// CHECK: sub x1, x3, #2, lsl #12
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
sub x1, x3, #2, lsl 12
|
|
add x1, x3, #-2, lsl 12
|
|
// CHECK: sub x1, x3, #4
|
|
// CHECK: sub x1, x3, #4
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
sub x1, x3, #4
|
|
add x1, x3, #-4
|
|
// CHECK: sub x1, x3, #4095
|
|
// CHECK: sub x1, x3, #4095
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
sub x1, x3, #4095, lsl 0
|
|
add x1, x3, #-4095, lsl 0
|
|
// CHECK: sub x3, x4, #0
|
|
sub x3, x4, #0
|
|
|
|
// CHECK: add w0, w2, #2, lsl #12
|
|
// CHECK: add w0, w2, #2, lsl #12
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
add w0, w2, #2, lsl 12
|
|
sub w0, w2, #-2, lsl 12
|
|
// CHECK: add x1, x3, #2, lsl #12
|
|
// CHECK: add x1, x3, #2, lsl #12
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
add x1, x3, #2, lsl 12
|
|
sub x1, x3, #-2, lsl 12
|
|
// CHECK: add x1, x3, #4
|
|
// CHECK: add x1, x3, #4
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
add x1, x3, #4
|
|
sub x1, x3, #-4
|
|
// CHECK: add x1, x3, #4095
|
|
// CHECK: add x1, x3, #4095
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
add x1, x3, #4095, lsl 0
|
|
sub x1, x3, #-4095, lsl 0
|
|
// CHECK: add x2, x5, #0
|
|
add x2, x5, #0
|
|
|
|
// CHECK: subs w0, w2, #2, lsl #12
|
|
// CHECK: subs w0, w2, #2, lsl #12
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
subs w0, w2, #2, lsl 12
|
|
adds w0, w2, #-2, lsl 12
|
|
// CHECK: subs x1, x3, #2, lsl #12
|
|
// CHECK: subs x1, x3, #2, lsl #12
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
subs x1, x3, #2, lsl 12
|
|
adds x1, x3, #-2, lsl 12
|
|
// CHECK: subs x1, x3, #4
|
|
// CHECK: subs x1, x3, #4
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
subs x1, x3, #4
|
|
adds x1, x3, #-4
|
|
// CHECK: subs x1, x3, #4095
|
|
// CHECK: subs x1, x3, #4095
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
subs x1, x3, #4095, lsl 0
|
|
adds x1, x3, #-4095, lsl 0
|
|
// CHECK: subs x3, x4, #0
|
|
subs x3, x4, #0
|
|
|
|
// CHECK: adds w0, w2, #2, lsl #12
|
|
// CHECK: adds w0, w2, #2, lsl #12
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
adds w0, w2, #2, lsl 12
|
|
subs w0, w2, #-2, lsl 12
|
|
// CHECK: adds x1, x3, #2, lsl #12
|
|
// CHECK: adds x1, x3, #2, lsl #12
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
adds x1, x3, #2, lsl 12
|
|
subs x1, x3, #-2, lsl 12
|
|
// CHECK: adds x1, x3, #4
|
|
// CHECK: adds x1, x3, #4
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
adds x1, x3, #4
|
|
subs x1, x3, #-4
|
|
// CHECK: adds x1, x3, #4095
|
|
// CHECK: adds x1, x3, #4095
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
adds x1, x3, #4095, lsl 0
|
|
subs x1, x3, #-4095, lsl 0
|
|
// CHECK: adds x2, x5, #0
|
|
adds x2, x5, #0
|
|
|
|
// ALIAS: cmn x5, #5
|
|
// ALIAS: cmn x5, #5
|
|
// NOALIAS: adds xzr, x5, #5
|
|
// NOALIAS: adds xzr, x5, #5
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
cmn x5, #5
|
|
cmp x5, #-5
|
|
// ALIAS: cmp x6, #4095
|
|
// ALIAS: cmp x6, #4095
|
|
// NOALIAS: subs xzr, x6, #4095
|
|
// NOALIAS: subs xzr, x6, #4095
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
cmp x6, #4095
|
|
cmn x6, #-4095
|
|
// ALIAS: cmn w7, #5
|
|
// ALIAS: cmn w7, #5
|
|
// NOALIAS: adds wzr, w7, #5
|
|
// NOALIAS: adds wzr, w7, #5
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
cmn w7, #5
|
|
cmp w7, #-5
|
|
// ALIAS: cmp w8, #4095
|
|
// ALIAS: cmp w8, #4095
|
|
// NOALIAS: subs wzr, w8, #4095
|
|
// NOALIAS: subs wzr, w8, #4095
|
|
// CHECK-NO-NEG-IMM: instruction requires: NegativeImmediates
|
|
cmp w8, #4095
|
|
cmn w8, #-4095
|