1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 04:22:57 +02:00
llvm-mirror/test/CodeGen/Hexagon/ifcvt-impuse-livein.mir
Puyan Lotfi d4c615be8c Followup on Proposal to move MIR physical register namespace to '$' sigil.
Discussed here:

http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html

In preparation for adding support for named vregs we are changing the sigil for
physical registers in MIR to '$' from '%'. This will prevent name clashes of
named physical register with named vregs.

llvm-svn: 323922
2018-01-31 22:04:26 +00:00

43 lines
1.0 KiB
YAML

# RUN: llc -march=hexagon -run-pass if-converter %s -o - | FileCheck %s
# Make sure that the necessary implicit uses are added to predicated
# instructions.
# CHECK-LABEL: name: foo
--- |
define void @foo() {
ret void
}
...
---
name: foo
tracksRegLiveness: true
body: |
bb.0:
successors: %bb.1, %bb.2
liveins: $r0, $r2, $p1
J2_jumpf $p1, %bb.1, implicit-def $pc
J2_jump %bb.2, implicit-def $pc
bb.1:
successors: %bb.3
liveins: $r2
$r0 = A2_tfrsi 2
J2_jump %bb.3, implicit-def $pc
bb.2:
successors: %bb.3
liveins: $r0
; Even though r2 was not live on entry to this block, it was live across
; block bb.1 in the original diamond. After if-conversion, the diamond
; became a single block, and so r2 is now live on entry to the instructions
; originating from bb.2.
; CHECK: $r2 = C2_cmoveit $p1, 1, implicit killed $r2
$r2 = A2_tfrsi 1
bb.3:
liveins: $r0, $r2
$r0 = A2_add $r0, $r2
J2_jumpr $r31, implicit-def $pc
...