1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-01 05:01:59 +01:00
llvm-mirror/test/CodeGen/MIR/AArch64/print-parse-overloaded-intrinsics.mir
Roman Tereshin dd2bafca46 [MIRParser] Accept overloaded intrinsic names w/o type suffixes
Function::lookupIntrinsicID is somewhat forgiving as it comes to
overloaded intrinsics' names: it returns an ID as soon as the name
provided has a prefix that matches a registered intrinsic's name w/o
actually checking that the rest of the name encodes all the concrete arg
types, let alone that those types are compatible with the intrinsic's
definition.

That's probably fine and comes in handy in MIR serialization: we don't
care about IR types at MIR level and every intrinsic should be
selectable based on its ID and low-level types (LLTs) of its operands,
including the overloaded ones, so there is no point in serializing
mangled IR types as part of the intrinsic's name.

However, lookupIntrinsicID is somewhat inconsistent in its forgiveness:
if the name provided is actually an exact match, it will refuse to
return the ID if the intrinsic is overloaded. There is probably no
real reason for that and it renders MIRParser incapable to deserialize
MIR MIRPrinter serialized.

This commit fixes it.

Reviewers: rnk, aditya_nandakumar, qcolombet, thegameg, dsanders,
marcello.maggioni

Reviewed By: bogner

Subscribers: javed.absar, llvm-commits

Differential Revision: https://reviews.llvm.org/D43267

llvm-svn: 326387
2018-02-28 23:51:49 +00:00

25 lines
1.0 KiB
YAML

# RUN: llc -mtriple aarch64-- -run-pass irtranslator -simplify-mir %s -o %t \
# RUN: -verify-machineinstrs; llc -mtriple aarch64-- -run-pass legalizer \
# RUN: -simplify-mir %t -x mir -o - -verify-machineinstrs | FileCheck %s
# Test that MIRParser is able to deserialize back MIR MIRPrinter serialized,
# specifically overloaded intrinsic names in this case which aren't required
# to encode all the concrete arg types in the name at MIR level.
--- |
define i32 @int_aarch64_sdiv(i32 %a, i32 %b) nounwind readnone ssp {
; CHECK-LABEL: name: int_aarch64_sdiv
; CHECK: liveins: $w0, $w1
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
; CHECK: [[COPY1:%[0-9]+]]:_(s32) = COPY $w1
; CHECK: [[INT:%[0-9]+]]:_(s32) = G_INTRINSIC intrinsic(@llvm.aarch64.sdiv), [[COPY]](s32), [[COPY1]](s32)
; CHECK: $w0 = COPY [[INT]](s32)
; CHECK: RET_ReallyLR implicit $w0
entry:
%sdiv = call i32 @llvm.aarch64.sdiv.i32(i32 %a, i32 %b)
ret i32 %sdiv
}
declare i32 @llvm.aarch64.sdiv.i32(i32, i32) nounwind readnone
...