1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
llvm-mirror/test/CodeGen
Thomas Lively b3aea855b4 [WebAssembly] Add V128 to WebAssemblyInstrInfo::copyPhysReg
Reviewers: aheejin, dschuff

Subscribers: sbc100, jgravelle-google, sunfish, llvm-commits

Differential Revision: https://reviews.llvm.org/D53872

llvm-svn: 346384
2018-11-08 02:35:28 +00:00
..
AArch64 [AArch64] [Windows] Trap after noreturn calls. 2018-11-07 21:31:14 +00:00
AMDGPU [AMDGPU] Extend promote alloca vectorization 2018-11-08 00:16:23 +00:00
ARC
ARM [ARM] Fix CPSR liveness in tMOVCCr_pseudo lowering. 2018-11-07 21:08:13 +00:00
AVR [AVR] Fix a backend bug that left extraneous operands after expansion 2018-11-05 05:49:04 +00:00
BPF
Generic Workaround PPC backend bug in test for r346322. 2018-11-07 17:01:47 +00:00
Hexagon [Hexagon] Do not reduce load size for globals in small-data 2018-11-02 14:17:47 +00:00
Inputs
Lanai
Mips [MIPS GlobalISel] Set operand order for G_MERGE and G_UNMERGE 2018-11-07 11:45:43 +00:00
MIR Add 'REQUIRES: default_triple' to test/CodeGen/MIR/X86/zero-probability.mir 2018-11-07 23:33:55 +00:00
MSP430 [MSP430] Add MC layer 2018-11-08 00:03:45 +00:00
Nios2
NVPTX
PowerPC [Power9] Add support for stxvw4x.be and stxvd2x.be intrinsics 2018-11-05 17:31:26 +00:00
RISCV [RISCV] Add some missing expansions for floating-point intrinsics 2018-11-02 19:50:38 +00:00
SPARC
SystemZ
Thumb [ARM] Fix CPSR liveness in tMOVCCr_pseudo lowering. 2018-11-07 21:08:13 +00:00
Thumb2
WebAssembly [WebAssembly] Add V128 to WebAssemblyInstrInfo::copyPhysReg 2018-11-08 02:35:28 +00:00
WinCFGuard
WinEH
X86 [X86] improve split-stack machine BB placement 2018-11-07 17:41:57 +00:00
XCore