mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 12:43:36 +01:00
75d19fd3ca
Summary: This change implements assembler parser, code emitter, ELF object writer and disassembler for the MSP430 ISA. Also, more instruction forms are added to the target description. Reviewers: asl Reviewed By: asl Subscribers: pftbest, krisb, mgorny, llvm-commits Differential Revision: https://reviews.llvm.org/D53661 llvm-svn: 346374
21 lines
573 B
LLVM
21 lines
573 B
LLVM
; RUN: llc < %s -mtriple=msp430-unknown-unknown -enable-misched | FileCheck %s
|
|
|
|
target datalayout = "e-p:16:16:16-i8:8:8-i16:16:16-i32:16:32-n8:16"
|
|
|
|
@y = common global i16 0, align 2
|
|
@x = common global i16 0, align 2
|
|
|
|
; Test that the MI Scheduler's initPolicy does not crash when i32 is
|
|
; unsupported. The content of the asm check below is unimportant. It
|
|
; only verifies that the code generator ran successfully.
|
|
;
|
|
; CHECK-LABEL: @f
|
|
; CHECK: mov &y, &x
|
|
; CHECK: ret
|
|
define void @f() {
|
|
entry:
|
|
%0 = load i16, i16* @y, align 2
|
|
store i16 %0, i16* @x, align 2
|
|
ret void
|
|
}
|