mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 10:42:39 +01:00
952753b931
The new addressing mode added for the v8.2A FP16 instructions uses bit 8 of the immediate to encode the sign of the offset, like the other FP loads/stores, so need to be treated the same way. Differential revision: https://reviews.llvm.org/D58816 llvm-svn: 355201
23 lines
797 B
LLVM
23 lines
797 B
LLVM
; RUN: llc < %s -mtriple armv8a--none-eabi -mattr=+fullfp16 | FileCheck %s
|
|
; RUN: llc < %s -mtriple armv8a--none-eabi -mattr=+fullfp16,+thumb-mode | FileCheck %s
|
|
|
|
; Check that frame lowering for the fp16 instructions works correctly with
|
|
; negative offsets (which happens when using the frame pointer).
|
|
|
|
define void @foo(i32 %count) {
|
|
entry:
|
|
%half_alloca = alloca half, align 2
|
|
; CHECK: vstr.16 {{s[0-9]+}}, [{{r[0-9]+}}, #-10]
|
|
store half 0.0, half* %half_alloca
|
|
call void @bar(half* %half_alloca)
|
|
|
|
; A variable-sized alloca to force the above store to use the frame pointer
|
|
; instead of the stack pointer, and so need a negative offset.
|
|
%var_alloca = alloca i32, i32 %count
|
|
call void @baz(i32* %var_alloca)
|
|
ret void
|
|
}
|
|
|
|
declare void @bar(half*)
|
|
declare void @baz(i32*)
|