1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/test/MC
Luís Marques 8d59a47e49 [RISCV] Implement jump pseudo-instruction
Summary:
Implements the jump pseudo-instruction, which is used in e.g. the Linux kernel.

Reviewers: asb, lenary
Reviewed By: lenary
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D73178
2020-01-31 22:28:26 +00:00
..
AArch64 [AArch64][test] Fix MC/AArch64 tests after D72799 2020-01-23 10:47:50 -08:00
AMDGPU [tests] Use host-based XFAIL for test/MC/AMDGPU/hsa-gfx10-v3.s 2020-01-23 17:55:32 -05:00
ARM [MC][test] Fix non-portable GNU diff option 2020-01-16 11:29:24 -05:00
AsmParser [AsmParser] Make generic directives and aliases case insensitive. 2020-01-17 11:02:56 +00:00
AVR Fixup AVR tests to reflect changes in addend format in llvm-objdump 2019-11-19 15:32:58 +00:00
BPF
COFF Revert "[Support] make report_fatal_error abort instead of exit" 2020-01-15 17:52:25 -08:00
Disassembler [PowerPC][Future] Add prefixed loads and stores for future CPU 2020-01-29 14:45:56 -06:00
ELF [llvm-mc] - Produce R_X86_64_PLT32 relocation for branches with JCC opcodes too. 2020-01-20 11:42:19 +03:00
Hexagon [Hexagon] Add support for Hexagon v67t microarchitecture (tiny core) 2020-01-21 11:35:10 -06:00
Lanai
MachO Revert "[Support] make report_fatal_error abort instead of exit" 2020-01-15 17:52:25 -08:00
Mips Revert "[Support] make report_fatal_error abort instead of exit" 2020-01-15 17:52:25 -08:00
MSP430
PowerPC [PowerPC][Future] Prefixed Instructions 64 Byte Boundary Support 2020-01-30 06:52:30 -06:00
RISCV [RISCV] Implement jump pseudo-instruction 2020-01-31 22:28:26 +00:00
Sparc
SystemZ [SystemZ] Improve handling of huge PC relative immediate offsets. 2019-11-04 10:38:18 +01:00
WebAssembly [WebAssembly] Track frame registers through VReg and local allocation 2020-01-17 17:23:56 -08:00
X86 Revert "[Support] make report_fatal_error abort instead of exit" 2020-01-15 17:52:25 -08:00