1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-01 16:33:37 +01:00
llvm-mirror/include/llvm/Target
Chris Lattner 33d0622cdc revert r105521, which is breaking the buildbots with stuff like this:
In file included from X86InstrInfo.cpp:16:
X86GenInstrInfo.inc:2789: error: integer constant is too large for 'long' type
X86GenInstrInfo.inc:2790: error: integer constant is too large for 'long' type
X86GenInstrInfo.inc:2792: error: integer constant is too large for 'long' type
X86GenInstrInfo.inc:2793: error: integer constant is too large for 'long' type
X86GenInstrInfo.inc:2808: error: integer constant is too large for 'long' type
X86GenInstrInfo.inc:2809: error: integer constant is too large for 'long' type
X86GenInstrInfo.inc:2816: error: integer constant is too large for 'long' type
X86GenInstrInfo.inc:2817: error: integer constant is too large for 'long' type

llvm-svn: 105524
2010-06-05 04:17:30 +00:00
..
Mangler.h
SubtargetFeature.h The getDefaultSubtargetFeatures method of SubtargetFeature did actually return a 2010-05-11 00:30:02 +00:00
Target.td revert r105521, which is breaking the buildbots with stuff like this: 2010-06-05 04:17:30 +00:00
TargetAsmBackend.h MC: Change RelaxInstruction to only take the input and output instructions. 2010-05-26 18:15:06 +00:00
TargetAsmLexer.h
TargetAsmParser.h
TargetCallingConv.td
TargetData.h
TargetELFWriterInfo.h
TargetFrameInfo.h
TargetInstrDesc.h revert r105521, which is breaking the buildbots with stuff like this: 2010-06-05 04:17:30 +00:00
TargetInstrInfo.h Slightly change the meaning of the reMaterialize target hook when the original 2010-06-02 22:47:25 +00:00
TargetInstrItineraries.h Initial support for different kinds of FU reservation. 2010-04-07 18:19:32 +00:00
TargetIntrinsicInfo.h
TargetJITInfo.h
TargetLowering.h Allow targets more controls on what nodes are scheduled by reg pressure, what for latency in hybrid mode. 2010-05-20 23:26:43 +00:00
TargetLoweringObjectFile.h Add a new section and accessor for TLS data. 2010-05-22 00:00:58 +00:00
TargetMachine.h MC: Add TargetMachine support for setting the value of MCRelaxAll with 2010-05-26 21:48:55 +00:00
TargetOpcodes.h Add a pseudo instruction REG_SEQUENCE that takes a list of registers and 2010-05-01 00:28:44 +00:00
TargetOptions.h Remove the -enable-sjlj-eh option, which doesn't do anything. 2010-05-02 15:36:26 +00:00
TargetRegisterInfo.h Rename canCombinedSubRegIndex method to something more grammatically correct 2010-06-02 18:54:47 +00:00
TargetRegistry.h Currently, createMachOStreamer() is invoked directly in llvm-mc which 2010-05-21 12:54:43 +00:00
TargetSchedule.td Make processor FUs unique for given itinerary. This extends the limit of 32 2010-04-18 20:31:01 +00:00
TargetSelect.h
TargetSelectionDAG.td finally remove the immAllOnesV_bc/immAllZerosV_bc patterns 2010-03-28 08:43:23 +00:00
TargetSelectionDAGInfo.h Fix a comment. 2010-05-11 18:03:41 +00:00
TargetSubtarget.h