1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 20:43:44 +02:00
llvm-mirror/test/CodeGen/Mips/instverify
Simon Dardis c2db7efb6c [mips] Pick the right variant of DINS upfront and enable target instruction verification
This patch complements D16810 "[mips] Make isel select the correct DEXT variant
up front.". Now ISel picks the right variant of DINS, so now there is no need
to replace DINS with the appropriate variant during
MipsMCCodeEmitter::encodeInstruction().

This patch also enables target specific instruction verification for ins, dins,
dinsm, dinsu, ext, dext, dextm, dextu. These instructions have constraints that
are checked when generating MipsISD::Ins and MipsISD::Ext nodes, but these
constraints are not checked during instruction selection. Adding machine
verification should catch outstanding cases.

Finally, correct a bug that instruction verification uncovered, where the
position operand of a DINSU generated during lowering was being silently
and accidently corrected to the correct value.

Reviewers: slthakur

Differential Revision: https://reviews.llvm.org/D34809

llvm-svn: 313254
2017-09-14 10:58:00 +00:00
..
dext-pos.mir
dext-size.mir
dextm-pos-size.mir
dextm-pos.mir
dextm-size.mir
dextu-pos-size.mir
dextu-pos.mir
dextu-size.mir
dins-pos-size.mir
dins-pos.mir
dins-size.mir
dinsm-pos-size.mir
dinsm-pos.mir
dinsm-size.mir
dinsu-pos-size.mir
dinsu-pos.mir
dinsu-size.mir
ext-pos-size.mir
ext-pos.mir
ext-size.mir
ins-pos-size.mir
ins-pos.mir
ins-size.mir