mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 11:02:59 +02:00
575eb207cc
This fixes http://llvm.org/PR32560. We were missing a description for half floating point type and as a result were using the FPR 32 mapping. Because of the size mismatch the generic code was complaining that the default mapping is not appropriate. Fix the mapping description so that the default mapping can be properly applied. llvm-svn: 317287
134 lines
4.4 KiB
C++
134 lines
4.4 KiB
C++
//===- AArch64RegisterBankInfo -----------------------------------*- C++ -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
/// \file
|
|
/// This file declares the targeting of the RegisterBankInfo class for AArch64.
|
|
/// \todo This should be generated by TableGen.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERBANKINFO_H
|
|
#define LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERBANKINFO_H
|
|
|
|
#include "llvm/CodeGen/GlobalISel/RegisterBankInfo.h"
|
|
|
|
#define GET_REGBANK_DECLARATIONS
|
|
#include "AArch64GenRegisterBank.inc"
|
|
|
|
namespace llvm {
|
|
|
|
class TargetRegisterInfo;
|
|
|
|
class AArch64GenRegisterBankInfo : public RegisterBankInfo {
|
|
protected:
|
|
enum PartialMappingIdx {
|
|
PMI_None = -1,
|
|
PMI_FPR16 = 1,
|
|
PMI_FPR32,
|
|
PMI_FPR64,
|
|
PMI_FPR128,
|
|
PMI_FPR256,
|
|
PMI_FPR512,
|
|
PMI_GPR32,
|
|
PMI_GPR64,
|
|
PMI_FirstGPR = PMI_GPR32,
|
|
PMI_LastGPR = PMI_GPR64,
|
|
PMI_FirstFPR = PMI_FPR16,
|
|
PMI_LastFPR = PMI_FPR512,
|
|
PMI_Min = PMI_FirstFPR,
|
|
};
|
|
|
|
static RegisterBankInfo::PartialMapping PartMappings[];
|
|
static RegisterBankInfo::ValueMapping ValMappings[];
|
|
static PartialMappingIdx BankIDToCopyMapIdx[];
|
|
|
|
enum ValueMappingIdx {
|
|
InvalidIdx = 0,
|
|
First3OpsIdx = 1,
|
|
Last3OpsIdx = 22,
|
|
DistanceBetweenRegBanks = 3,
|
|
FirstCrossRegCpyIdx = 25,
|
|
LastCrossRegCpyIdx = 39,
|
|
DistanceBetweenCrossRegCpy = 2,
|
|
FPExt16To32Idx = 41,
|
|
FPExt16To64Idx = 43,
|
|
FPExt32To64Idx = 45,
|
|
FPExt64To128Idx = 47,
|
|
};
|
|
|
|
static bool checkPartialMap(unsigned Idx, unsigned ValStartIdx,
|
|
unsigned ValLength, const RegisterBank &RB);
|
|
static bool checkValueMapImpl(unsigned Idx, unsigned FirstInBank,
|
|
unsigned Size, unsigned Offset);
|
|
static bool checkPartialMappingIdx(PartialMappingIdx FirstAlias,
|
|
PartialMappingIdx LastAlias,
|
|
ArrayRef<PartialMappingIdx> Order);
|
|
|
|
static unsigned getRegBankBaseIdxOffset(unsigned RBIdx, unsigned Size);
|
|
|
|
/// Get the pointer to the ValueMapping representing the RegisterBank
|
|
/// at \p RBIdx with a size of \p Size.
|
|
///
|
|
/// The returned mapping works for instructions with the same kind of
|
|
/// operands for up to 3 operands.
|
|
///
|
|
/// \pre \p RBIdx != PartialMappingIdx::None
|
|
static const RegisterBankInfo::ValueMapping *
|
|
getValueMapping(PartialMappingIdx RBIdx, unsigned Size);
|
|
|
|
/// Get the pointer to the ValueMapping of the operands of a copy
|
|
/// instruction from the \p SrcBankID register bank to the \p DstBankID
|
|
/// register bank with a size of \p Size.
|
|
static const RegisterBankInfo::ValueMapping *
|
|
getCopyMapping(unsigned DstBankID, unsigned SrcBankID, unsigned Size);
|
|
|
|
/// Get the instruction mapping for G_FPEXT.
|
|
///
|
|
/// \pre (DstSize, SrcSize) pair is one of the following:
|
|
/// (32, 16), (64, 16), (64, 32), (128, 64)
|
|
///
|
|
/// \return An InstructionMapping with statically allocated OperandsMapping.
|
|
static const RegisterBankInfo::ValueMapping *
|
|
getFPExtMapping(unsigned DstSize, unsigned SrcSize);
|
|
|
|
#define GET_TARGET_REGBANK_CLASS
|
|
#include "AArch64GenRegisterBank.inc"
|
|
};
|
|
|
|
/// This class provides the information for the target register banks.
|
|
class AArch64RegisterBankInfo final : public AArch64GenRegisterBankInfo {
|
|
/// See RegisterBankInfo::applyMapping.
|
|
void applyMappingImpl(const OperandsMapper &OpdMapper) const override;
|
|
|
|
/// Get an instruction mapping where all the operands map to
|
|
/// the same register bank and have similar size.
|
|
///
|
|
/// \pre MI.getNumOperands() <= 3
|
|
///
|
|
/// \return An InstructionMappings with a statically allocated
|
|
/// OperandsMapping.
|
|
const InstructionMapping &
|
|
getSameKindOfOperandsMapping(const MachineInstr &MI) const;
|
|
|
|
public:
|
|
AArch64RegisterBankInfo(const TargetRegisterInfo &TRI);
|
|
|
|
unsigned copyCost(const RegisterBank &A, const RegisterBank &B,
|
|
unsigned Size) const override;
|
|
|
|
const RegisterBank &
|
|
getRegBankFromRegClass(const TargetRegisterClass &RC) const override;
|
|
|
|
InstructionMappings
|
|
getInstrAlternativeMappings(const MachineInstr &MI) const override;
|
|
|
|
const InstructionMapping &
|
|
getInstrMapping(const MachineInstr &MI) const override;
|
|
};
|
|
} // End llvm namespace.
|
|
#endif
|