mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
518df78860
order. The implicit register verifier in the MIR parser should only check if the instruction's default implicit operands are present in the instruction. It should not check the order in which they occur. llvm-svn: 247283
3 lines
71 B
INI
3 lines
71 B
INI
if not 'PowerPC' in config.root.targets:
|
|
config.unsupported = True
|