1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/test/MC/Mips/mips32r6
2016-05-18 06:54:59 +00:00
..
invalid-mips1-wrong-error.s [mips] Range check simm9 and fix a bug this revealed. 2016-03-31 13:15:23 +00:00
invalid-mips1.s
invalid-mips2-wrong-error.s
invalid-mips2.s
invalid-mips4-wrong-error.s [mips][microMIPS] Implement PREFX, LHUE, LBE, LBUE, LHE, LWE, SBE, SHE and SWE instructions 2015-09-16 09:14:35 +00:00
invalid-mips4.s [mips][microMIPS] Implement PREFX, LHUE, LBE, LBUE, LHE, LWE, SBE, SHE and SWE instructions 2015-09-16 09:14:35 +00:00
invalid-mips5-wrong-error.s
invalid-mips5.s
invalid-mips32-wrong-error.s
invalid-mips32.s
invalid-mips32r2.s
invalid.s [mips][microMIPS] Implement LH, LHE, LHU and LHUE instructions and add CodeGen support 2016-05-18 06:54:59 +00:00
relocations.s [mips] Use MipsMCExpr instead of MCSymbolRefExpr for all relocations. 2016-05-03 13:35:44 +00:00
valid-xfail.s
valid.s Summary: 2016-04-14 13:43:17 +00:00