1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-26 22:42:46 +02:00
llvm-mirror/test/CodeGen/X86/seh-exception-code.ll
Reid Kleckner 0f38618009 [SEH] Fix llvm.eh.exceptioncode fast register allocation assertion
I called the wrong MachineBasicBlock::addLiveIn() overload.

llvm-svn: 249786
2015-10-09 00:15:13 +00:00

42 lines
1.2 KiB
LLVM

; RUN: llc < %s | FileCheck %s
; RUN: llc -O0 < %s | FileCheck %s
target datalayout = "e-m:w-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-pc-windows-msvc"
declare void @f(i32)
declare i32 @__C_specific_handler(...)
declare i32 @llvm.eh.exceptioncode(token)
define void @ehcode() personality i8* bitcast (i32 (...)* @__C_specific_handler to i8*) {
entry:
invoke void @f(i32 0)
to label %__try.cont unwind label %catch.dispatch
catch.dispatch: ; preds = %entry
%pad = catchpad [i8* null]
to label %__except unwind label %catchendblock
__except: ; preds = %catch.dispatch
catchret %pad to label %__except.1
__except.1: ; preds = %__except
%code = call i32 @llvm.eh.exceptioncode(token %pad)
call void @f(i32 %code)
br label %__try.cont
__try.cont: ; preds = %entry, %__except.1
ret void
catchendblock: ; preds = %catch.dispatch
catchendpad unwind to caller
}
; CHECK-LABEL: ehcode:
; CHECK: xorl %ecx, %ecx
; CHECK: callq f
; CHECK: # %__except
; CHECK: movl %eax, %ecx
; CHECK-NEXT: callq f