1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
llvm-mirror/test/CodeGen
Ahmed Bougacha 7142343700 [GlobalISel] Don't RegBankSelect target-specific instructions.
They don't have types and should be using register classes.

llvm-svn: 277447
2016-08-02 11:41:16 +00:00
..
AArch64 [GlobalISel] Don't RegBankSelect target-specific instructions. 2016-08-02 11:41:16 +00:00
AMDGPU AMDGPU: Fix shouldConvertConstantLoadToIntImm behavior 2016-07-30 01:40:36 +00:00
ARM [AArch64] Add support for Samsung Exynos M2 (NFC). 2016-08-01 18:39:45 +00:00
BPF
Generic
Hexagon [Hexagon] Generate vector printing instructions 2016-08-01 19:36:39 +00:00
Inputs
Lanai Add a REQUIRES: assert on a Lanai test that uses a -debug-only flag 2016-07-29 19:35:22 +00:00
Mips [mips][fastisel] Correct argument lowering for (f64, f64, i32) and similar. 2016-08-01 15:32:51 +00:00
MIR [AArch64] Return the correct size for TLSDESC_CALLSEQ 2016-08-01 08:38:49 +00:00
MSP430
NVPTX
PowerPC DAG: avoid duplicated truncating for sign extended operand 2016-07-29 23:33:48 +00:00
SPARC
SystemZ Tests: Add branch weights to non-layout tests. 2016-07-29 18:09:25 +00:00
Thumb DAG: avoid duplicated truncating for sign extended operand 2016-07-29 23:33:48 +00:00
Thumb2
WebAssembly [WebAssembly] Support CFI for WebAssembly target 2016-08-01 22:25:02 +00:00
WinEH
X86 [AVX-512] Correct ExeDomain for many AVX-512 instructions. 2016-08-02 05:11:15 +00:00
XCore