mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
54f9731add
Added patterns to generate an SSAT or USAT with shift for SSAT/USAT instructions that are matched from IR patterns. Differential Revision: https://reviews.llvm.org/D88145
56 lines
1.5 KiB
LLVM
56 lines
1.5 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=armv6-eabi %s -o - | FileCheck %s
|
|
; RUN: llc -mtriple=thumbv8.1m.main-arm-none-eabi -mattr=+dsp %s -o - | FileCheck %s
|
|
|
|
define arm_aapcs_vfpcc i32 @usat_lsl(i32 %num){
|
|
; CHECK-LABEL: usat_lsl
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: usat r0, #7, r0, lsl #2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%shl = shl i32 %num, 2
|
|
%0 = tail call i32 @llvm.arm.usat(i32 %shl, i32 7)
|
|
ret i32 %0
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @usat_asr(i32 %num){
|
|
; CHECK-LABEL: usat_asr
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: usat r0, #7, r0, asr #2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%shr = ashr i32 %num, 2
|
|
%0 = tail call i32 @llvm.arm.usat(i32 %shr, i32 7)
|
|
ret i32 %0
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @usat_lsl2(i32 %num){
|
|
; CHECK-LABEL: usat_lsl2:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: usat r0, #15, r0, lsl #15
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%shl = shl nsw i32 %num, 15
|
|
%0 = icmp sgt i32 %shl, 0
|
|
%1 = select i1 %0, i32 %shl, i32 0
|
|
%2 = icmp slt i32 %1, 32767
|
|
%3 = select i1 %2, i32 %1, i32 32767
|
|
ret i32 %3
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @usat_asr2(i32 %num){
|
|
; CHECK-LABEL: usat_asr2:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: usat r0, #15, r0, asr #15
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%shr = ashr i32 %num, 15
|
|
%0 = icmp sgt i32 %shr, 0
|
|
%1 = select i1 %0, i32 %shr, i32 0
|
|
%2 = icmp slt i32 %1, 32767
|
|
%3 = select i1 %2, i32 %1, i32 32767
|
|
ret i32 %3
|
|
}
|
|
|
|
declare i32 @llvm.arm.usat(i32, i32)
|