mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
49 lines
1.6 KiB
LLVM
49 lines
1.6 KiB
LLVM
; RUN: llc -march=hexagon -O3 < %s | FileCheck %s
|
|
|
|
; CHECK: }
|
|
; CHECK: [[REG0:r([0-9]+)]] = addasl
|
|
; CHECK: {
|
|
; CHECK: }
|
|
; CHECK: memw([[REG0]]
|
|
|
|
target triple = "hexagon"
|
|
|
|
@g0 = external global i32
|
|
|
|
; Function Attrs: nounwind
|
|
define i32 @f0(i32* nocapture %a0, [50 x i32]* nocapture %a1, i32 %a2, i32 %a3) #0 {
|
|
b0:
|
|
%v0 = add nsw i32 %a2, 5
|
|
%v1 = getelementptr inbounds i32, i32* %a0, i32 %v0
|
|
store i32 %a3, i32* %v1, align 4, !tbaa !0
|
|
%v2 = add nsw i32 %a2, 6
|
|
%v3 = getelementptr inbounds i32, i32* %a0, i32 %v2
|
|
store i32 %a3, i32* %v3, align 4, !tbaa !0
|
|
%v4 = add nsw i32 %a2, 35
|
|
%v5 = getelementptr inbounds i32, i32* %a0, i32 %v4
|
|
store i32 %v0, i32* %v5, align 4, !tbaa !0
|
|
%v6 = getelementptr inbounds [50 x i32], [50 x i32]* %a1, i32 %v0, i32 %v0
|
|
store i32 %v0, i32* %v6, align 4, !tbaa !0
|
|
%v7 = add nsw i32 %a2, 6
|
|
%v8 = getelementptr inbounds [50 x i32], [50 x i32]* %a1, i32 %v0, i32 %v7
|
|
store i32 %v0, i32* %v8, align 4, !tbaa !0
|
|
%v9 = add nsw i32 %a2, 4
|
|
%v10 = getelementptr inbounds [50 x i32], [50 x i32]* %a1, i32 %v0, i32 %v9
|
|
%v11 = load i32, i32* %v10, align 4, !tbaa !0
|
|
%v12 = add nsw i32 %v11, 1
|
|
store i32 %v12, i32* %v10, align 4, !tbaa !0
|
|
%v13 = load i32, i32* %v1, align 4, !tbaa !0
|
|
%v14 = add nsw i32 %a2, 25
|
|
%v15 = getelementptr inbounds [50 x i32], [50 x i32]* %a1, i32 %v14, i32 %v0
|
|
store i32 %v13, i32* %v15, align 4, !tbaa !0
|
|
store i32 5, i32* @g0, align 4, !tbaa !0
|
|
ret i32 undef
|
|
}
|
|
|
|
attributes #0 = { nounwind "target-cpu"="hexagonv60" "target-features"="+hvxv60,+hvx-length64b" }
|
|
|
|
!0 = !{!1, !1, i64 0}
|
|
!1 = !{!"int", !2, i64 0}
|
|
!2 = !{!"omnipotent char", !3, i64 0}
|
|
!3 = !{!"Simple C/C++ TBAA"}
|