1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 18:54:02 +01:00
llvm-mirror/test/CodeGen/Hexagon/i1_VarArg.ll
Krzysztof Parzyszek f9268a010f [Hexagon] Remove support for V4
llvm-svn: 344791
2018-10-19 17:31:11 +00:00

41 lines
1.5 KiB
LLVM

; RUN: llc -march=hexagon < %s | FileCheck %s
; CHECK: dfcmp
@g0 = internal constant [12 x i8] c"a < b = %d\0A\00"
@g1 = internal constant [13 x i8] c"a <= b = %d\0A\00"
@g2 = internal constant [12 x i8] c"a > b = %d\0A\00"
@g3 = internal constant [13 x i8] c"a >= b = %d\0A\00"
@g4 = internal constant [13 x i8] c"a == b = %d\0A\00"
@g5 = internal constant [13 x i8] c"a != b = %d\0A\00"
@g6 = global double 2.000000e+00
@g7 = global double 5.000000e+00
declare i32 @f0(i8*, ...) #0
define i32 @f1() #0 {
b0:
%v0 = load double, double* @g6
%v1 = load double, double* @g7
%v2 = fcmp olt double %v0, %v1
%v3 = fcmp ole double %v0, %v1
%v4 = fcmp ogt double %v0, %v1
%v5 = fcmp oge double %v0, %v1
%v6 = fcmp oeq double %v0, %v1
%v7 = fcmp une double %v0, %v1
%v8 = getelementptr [12 x i8], [12 x i8]* @g0, i64 0, i64 0
%v9 = getelementptr [13 x i8], [13 x i8]* @g1, i64 0, i64 0
%v10 = getelementptr [12 x i8], [12 x i8]* @g2, i64 0, i64 0
%v11 = getelementptr [13 x i8], [13 x i8]* @g3, i64 0, i64 0
%v12 = getelementptr [13 x i8], [13 x i8]* @g4, i64 0, i64 0
%v13 = getelementptr [13 x i8], [13 x i8]* @g5, i64 0, i64 0
%v14 = call i32 (i8*, ...) @f0(i8* %v8, i1 %v2)
%v15 = call i32 (i8*, ...) @f0(i8* %v9, i1 %v3)
%v16 = call i32 (i8*, ...) @f0(i8* %v10, i1 %v4)
%v17 = call i32 (i8*, ...) @f0(i8* %v11, i1 %v5)
%v18 = call i32 (i8*, ...) @f0(i8* %v12, i1 %v6)
%v19 = call i32 (i8*, ...) @f0(i8* %v13, i1 %v7)
ret i32 0
}
attributes #0 = { nounwind "target-cpu"="hexagonv5" }