mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 04:32:44 +01:00
680d78da27
Support insert/extract_subreg intrinsic instructions for v512i1 registers and add regression tests. Reviewed By: simoll Differential Revision: https://reviews.llvm.org/D94298
34 lines
1.0 KiB
LLVM
34 lines
1.0 KiB
LLVM
; RUN: llc < %s -mtriple=ve -mattr=+vpu | FileCheck %s
|
|
|
|
;;; Test extract intrinsic instructions
|
|
;;;
|
|
;;; Note:
|
|
;;; We test extract_vm512u and extract_vm512l pseudo instructions.
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define fastcc <256 x i1> @extract_vm512u(<512 x i1> %0) {
|
|
; CHECK-LABEL: extract_vm512u:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: andm %vm1, %vm0, %vm2
|
|
; CHECK-NEXT: b.l.t (, %s10)
|
|
%2 = tail call <256 x i1> @llvm.ve.vl.extract.vm512u(<512 x i1> %0)
|
|
ret <256 x i1> %2
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
declare <256 x i1> @llvm.ve.vl.extract.vm512u(<512 x i1>)
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define fastcc <256 x i1> @extract_vm512l(<512 x i1> %0) {
|
|
; CHECK-LABEL: extract_vm512l:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: andm %vm0, %vm0, %vm2
|
|
; CHECK-NEXT: andm %vm1, %vm0, %vm3
|
|
; CHECK-NEXT: b.l.t (, %s10)
|
|
%2 = tail call <256 x i1> @llvm.ve.vl.extract.vm512l(<512 x i1> %0)
|
|
ret <256 x i1> %2
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
declare <256 x i1> @llvm.ve.vl.extract.vm512l(<512 x i1>)
|