mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-02-01 05:01:59 +01:00
d4c615be8c
Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
21 lines
723 B
YAML
21 lines
723 B
YAML
# RUN: llc -o - %s -mtriple=x86_64-- -run-pass=none | llc -o - -x mir - -mtriple=x86_64-- -run-pass=none | FileCheck %s
|
|
---
|
|
# CHECK-LABEL: name: func0
|
|
# CHECK: registers:
|
|
# CHECK: - { id: 0, class: gr32, preferred-register: '' }
|
|
# CHECK: - { id: 1, class: gr32, preferred-register: '' }
|
|
# CHECK: body: |
|
|
# CHECK: bb.0:
|
|
# CHECK: %0:gr32 = MOV32r0 implicit-def $eflags
|
|
# CHECK: dead %1:gr32 = COPY %0
|
|
# CHECK: MOV32mr undef $rcx, 1, $noreg, 0, $noreg, killed %0 :: (volatile store 4)
|
|
# CHECK: RETQ undef $eax
|
|
name: func0
|
|
body: |
|
|
bb.0:
|
|
%0 : gr32 = MOV32r0 implicit-def $eflags
|
|
dead %1 : gr32 = COPY %0
|
|
MOV32mr undef $rcx, 1, _, 0, _, killed %0 :: (volatile store 4)
|
|
RETQ undef $eax
|
|
...
|