1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 19:52:54 +01:00
llvm-mirror/test/CodeGen/Hexagon/macint.ll
Krzysztof Parzyszek f9268a010f [Hexagon] Remove support for V4
llvm-svn: 344791
2018-10-19 17:31:11 +00:00

16 lines
389 B
LLVM

; RUN: llc -march=hexagon < %s | FileCheck %s
; Check that we generate integer multiply accumulate.
; CHECK: r{{[0-9]+}} {{\+|\-}}= mpyi(r{{[0-9]+}},
define i32 @f0(i32* %a0, i32* %a1) #0 {
b0:
%v0 = load i32, i32* %a0, align 4
%v1 = udiv i32 %v0, 10000
%v2 = urem i32 %v1, 10
store i32 %v2, i32* %a1, align 4
ret i32 0
}
attributes #0 = { nounwind "target-cpu"="hexagonv5" }