1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-30 23:42:52 +01:00
llvm-mirror/test/CodeGen
Bill Schmidt 886231ba0f [PowerPC] Add handling for conversions to fast-isel.
Yet another chunk of fast-isel code.  This one handles various
conversions involving floating-point.  (It also includes some
miscellaneous handling throughout the back end for LWA_32 and LWAX_32
that should have been part of the load-store patch.)

llvm-svn: 189677
2013-08-30 15:18:11 +00:00
..
AArch64 A minor change for an obvous problem caused by r188451: 2013-08-21 17:47:53 +00:00
ARM Revert "ARM: Improve pattern for isel mul of vector by scalar." 2013-08-30 05:36:14 +00:00
CPP
Generic
Hexagon Debug Info: add an identifier field to DICompositeType. 2013-08-26 22:39:55 +00:00
Inputs Debug Info: add an identifier field to DICompositeType. 2013-08-26 22:39:55 +00:00
Mips [mips][msa] Added bnz.df, bnz.v, bz.df, and bz.v 2013-08-28 12:14:50 +00:00
MSP430
NVPTX [NVPTX] Re-enable assembly printing support for inline assembly 2013-08-24 01:17:23 +00:00
PowerPC [PowerPC] Add handling for conversions to fast-isel. 2013-08-30 15:18:11 +00:00
R600 R600/SI: Enable local-memory-two-objects lit test 2013-08-27 10:28:26 +00:00
SPARC [Sparc] Add long double (f128) instructions to sparc backend. 2013-08-25 18:30:06 +00:00
SystemZ [SystemZ] Add support for TMHH, TMHL, TMLH and TMLL 2013-08-28 10:31:43 +00:00
Thumb ARM: Use "dmb sy" for barriers on M-class CPUs 2013-08-28 14:39:19 +00:00
Thumb2 ARM: make sure ARM-mode pseudo-inst requires IsARM 2013-08-23 10:16:39 +00:00
X86 Teach X86 backend to create BMI2 BZHI instructions from (and X, (add (shl 1, Y), -1)). Fixes PR17038. 2013-08-30 06:52:21 +00:00
XCore