1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
llvm-mirror/test/CodeGen/AMDGPU/r600.alu-limits.ll
Yaxun Liu 512b9cf38e [AMDGPU] Switch to the new addr space mapping by default
This requires corresponding clang change.

Differential Revision: https://reviews.llvm.org/D40955

llvm-svn: 324101
2018-02-02 16:07:16 +00:00

30 lines
836 B
LLVM

; RUN: opt -loop-unroll -unroll-threshold=2000 -S < %s | llc -march=r600 -mcpu=cypress | FileCheck %s
; REQUIRES: asserts
; CHECK: {{^}}alu_limits:
; CHECK: CF_END
%struct.foo = type {i32, i32, i32}
define amdgpu_kernel void @alu_limits(i32 addrspace(1)* %out, %struct.foo addrspace(5)* %in, i32 %offset) {
entry:
%ptr = getelementptr inbounds %struct.foo, %struct.foo addrspace(5)* %in, i32 1, i32 2
%x = load i32, i32 addrspace(5)*%ptr, align 4
br label %loop
loop:
%i = phi i32 [ 100, %entry ], [ %nexti, %loop ]
%val = phi i32 [ 1, %entry ], [ %nextval, %loop ]
%nexti = sub i32 %i, 1
%y = xor i32 %x, %i
%nextval = mul i32 %val, %y
%cond = icmp ne i32 %nexti, 0
br i1 %cond, label %loop, label %end
end:
%out_val = add i32 %nextval, 4
store i32 %out_val, i32 addrspace(1)* %out, align 4
ret void
}