mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
317f9a63d2
Instruction combining pass turns library rotl implementation to llvm.fshl.i16. In the selection dag the intrinsic is turned to ISD::ROTL node that cannot be selected. Need to expand it to shifts again. Reviewed By: rampitec, arsenm Differential Revision: https://reviews.llvm.org/D87618
83 lines
2.9 KiB
LLVM
83 lines
2.9 KiB
LLVM
; RUN: llc -march=amdgcn -verify-machineinstrs < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s
|
|
; RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s
|
|
; RUN: llc -march=r600 -mcpu=redwood < %s | FileCheck --check-prefix=R600 -check-prefix=FUNC %s
|
|
|
|
; FUNC-LABEL: {{^}}rotl_i32:
|
|
; R600: SUB_INT {{\** T[0-9]+\.[XYZW]}}, literal.x
|
|
; R600-NEXT: 32
|
|
; R600: BIT_ALIGN_INT {{T[0-9]+\.[XYZW]}}, KC0[2].Z, KC0[2].Z, PV.{{[XYZW]}}
|
|
|
|
; SI: s_sub_i32 [[SDST:s[0-9]+]], 32, {{[s][0-9]+}}
|
|
; SI: v_mov_b32_e32 [[VDST:v[0-9]+]], [[SDST]]
|
|
; SI: v_alignbit_b32 {{v[0-9]+, [s][0-9]+, s[0-9]+}}, [[VDST]]
|
|
define amdgpu_kernel void @rotl_i32(i32 addrspace(1)* %in, i32 %x, i32 %y) {
|
|
entry:
|
|
%0 = shl i32 %x, %y
|
|
%1 = sub i32 32, %y
|
|
%2 = lshr i32 %x, %1
|
|
%3 = or i32 %0, %2
|
|
store i32 %3, i32 addrspace(1)* %in
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}rotl_v2i32:
|
|
; SI-DAG: s_sub_i32
|
|
; SI-DAG: s_sub_i32
|
|
; SI-DAG: v_alignbit_b32
|
|
; SI-DAG: v_alignbit_b32
|
|
; SI: s_endpgm
|
|
define amdgpu_kernel void @rotl_v2i32(<2 x i32> addrspace(1)* %in, <2 x i32> %x, <2 x i32> %y) {
|
|
entry:
|
|
%0 = shl <2 x i32> %x, %y
|
|
%1 = sub <2 x i32> <i32 32, i32 32>, %y
|
|
%2 = lshr <2 x i32> %x, %1
|
|
%3 = or <2 x i32> %0, %2
|
|
store <2 x i32> %3, <2 x i32> addrspace(1)* %in
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}rotl_v4i32:
|
|
; SI-DAG: s_sub_i32
|
|
; SI-DAG: v_alignbit_b32
|
|
; SI-DAG: s_sub_i32
|
|
; SI-DAG: v_alignbit_b32
|
|
; SI-DAG: s_sub_i32
|
|
; SI-DAG: v_alignbit_b32
|
|
; SI-DAG: s_sub_i32
|
|
; SI-DAG: v_alignbit_b32
|
|
; SI: s_endpgm
|
|
define amdgpu_kernel void @rotl_v4i32(<4 x i32> addrspace(1)* %in, <4 x i32> %x, <4 x i32> %y) {
|
|
entry:
|
|
%0 = shl <4 x i32> %x, %y
|
|
%1 = sub <4 x i32> <i32 32, i32 32, i32 32, i32 32>, %y
|
|
%2 = lshr <4 x i32> %x, %1
|
|
%3 = or <4 x i32> %0, %2
|
|
store <4 x i32> %3, <4 x i32> addrspace(1)* %in
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: @test_rotl_i16
|
|
; GCN: global_load_ushort [[X:v[0-9]+]]
|
|
; GCN: global_load_ushort [[D:v[0-9]+]]
|
|
; GCN: v_sub_nc_u16_e64 [[NX:v[0-9]+]], 0, [[X]]
|
|
; GCN: v_and_b32_e32 [[XAND:v[0-9]+]], 15, [[X]]
|
|
; GCN: v_and_b32_e32 [[NXAND:v[0-9]+]], 15, [[NX]]
|
|
; GCN: v_lshlrev_b16_e64 [[LO:v[0-9]+]], [[XAND]], [[D]]
|
|
; GCN: v_lshrrev_b16_e64 [[HI:v[0-9]+]], [[NXAND]], [[D]]
|
|
; GCN: v_or_b32_e32 [[RES:v[0-9]+]], [[LO]], [[HI]]
|
|
; GCN: global_store_short v{{\[[0-9]+:[0-9]+\]}}, [[RES]]
|
|
|
|
declare i16 @llvm.fshl.i16(i16, i16, i16)
|
|
|
|
define void @test_rotl_i16(i16 addrspace(1)* nocapture readonly %sourceA, i16 addrspace(1)* nocapture readonly %sourceB, i16 addrspace(1)* nocapture %destValues) {
|
|
entry:
|
|
%arrayidx = getelementptr inbounds i16, i16 addrspace(1)* %sourceA, i64 16
|
|
%a = load i16, i16 addrspace(1)* %arrayidx
|
|
%arrayidx2 = getelementptr inbounds i16, i16 addrspace(1)* %sourceB, i64 24
|
|
%b = load i16, i16 addrspace(1)* %arrayidx2
|
|
%c = tail call i16 @llvm.fshl.i16(i16 %a, i16 %a, i16 %b)
|
|
%arrayidx5 = getelementptr inbounds i16, i16 addrspace(1)* %destValues, i64 4
|
|
store i16 %c, i16 addrspace(1)* %arrayidx5
|
|
ret void
|
|
}
|