mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 04:32:44 +01:00
6a1f00145f
We need "xgot" flag in the MipsAsmParser to implement correct expansion of some pseudo instructions in case of using 32-bit GOT (XGOT). MipsAsmParser does not have reference to MipsSubtarget but has a reference to "feature bit set". llvm-svn: 372220
41 lines
1.7 KiB
LLVM
41 lines
1.7 KiB
LLVM
; RUN: llc -march=mips < %s -debug 2>&1 | FileCheck %s --check-prefix=MIPS
|
|
; RUN: llc -march=mips -relocation-model=pic -mattr=+xgot < %s \
|
|
; RUN: -debug 2>&1 | FileCheck %s --check-prefix=MIPS-XGOT
|
|
|
|
; RUN: llc -march=mips -mattr=+micromips < %s -debug 2>&1 | FileCheck %s --check-prefix=MM
|
|
; RUN: llc -march=mips -relocation-model=pic -mattr=+xgot,+micromips < %s \
|
|
; RUN: -debug 2>&1 | FileCheck %s --check-prefix=MM-XGOT
|
|
|
|
; REQUIRES: asserts
|
|
|
|
; Tests that the correct ISA is selected for computing a global address.
|
|
|
|
@x = global i32 0
|
|
@a = global i32 1
|
|
declare i32 @y(i32*, i32)
|
|
|
|
define i32 @z() {
|
|
entry:
|
|
%0 = load i32, i32* @a, align 4
|
|
%1 = call i32 @y(i32 * @x, i32 %0)
|
|
ret i32 %1
|
|
}
|
|
|
|
; MIPS-LABEL: ===== Instruction selection ends:
|
|
; MIPS: t[[A:[0-9]+]]: i32 = LUi TargetGlobalAddress:i32<i32* @x> 0 [TF=4]
|
|
; MIPS: t{{.*}}: i32 = ADDiu t[[A]], TargetGlobalAddress:i32<i32* @x> 0 [TF=5]
|
|
|
|
; MIPS-XGOT-LABEL: ===== Instruction selection ends:
|
|
; MIPS-XGOT: t[[B:[0-9]+]]: i32 = LUi TargetGlobalAddress:i32<i32* @x> 0 [TF=20]
|
|
; MIPS-XGOT: t[[C:[0-9]+]]: i32 = ADDu t[[B]], Register:i32 %0
|
|
; MIPS-XGOT: t{{.*}}: i32,ch = LW<Mem:(load 4 from got)> t[[C]], TargetGlobalAddress:i32<i32* @x> 0 [TF=21], t{{.*}}
|
|
|
|
; MM-LABEL: ===== Instruction selection ends:
|
|
; MM: t[[A:[0-9]+]]: i32 = LUi_MM TargetGlobalAddress:i32<i32* @x> 0 [TF=4]
|
|
; MM: t{{.*}}: i32 = ADDiu_MM t[[A]], TargetGlobalAddress:i32<i32* @x> 0 [TF=5]
|
|
|
|
; MM-XGOT-LABEL: ===== Instruction selection ends:
|
|
; MM-XGOT: t[[B:[0-9]+]]: i32 = LUi_MM TargetGlobalAddress:i32<i32* @x> 0 [TF=20]
|
|
; MM-XGOT: t[[C:[0-9]+]]: i32 = ADDU16_MM t[[B]], Register:i32 %0
|
|
; MM-XGOT: t{{.*}}: i32,ch = LW_MM<Mem:(load 4 from got)> t[[C]], TargetGlobalAddress:i32<i32* @x> 0 [TF=21], t0
|