mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 03:02:36 +01:00
351fbaf236
To do this: 1. Change GlobalAddress SDNode to TargetGlobalAddress to avoid legalizer split the symbol. 2. Change ExternalSymbol SDNode to TargetExternalSymbol to avoid legalizer split the symbol. 3. Let PseudoCALL match direct call with target operand TargetGlobalAddress and TargetExternalSymbol. Differential Revision: https://reviews.llvm.org/D44885 llvm-svn: 330827
80 lines
2.2 KiB
LLVM
80 lines
2.2 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s \
|
|
; RUN: | FileCheck -check-prefix=RV32I %s
|
|
|
|
; This test checks that LLVM can do basic stripping and reapplying of branches
|
|
; to basic blocks.
|
|
|
|
declare void @test_true()
|
|
declare void @test_false()
|
|
|
|
; !0 corresponds to a branch being taken, !1 to not being takne.
|
|
!0 = !{!"branch_weights", i32 64, i32 4}
|
|
!1 = !{!"branch_weights", i32 4, i32 64}
|
|
|
|
define void @test_bcc_fallthrough_taken(i32 %in) nounwind {
|
|
; RV32I-LABEL: test_bcc_fallthrough_taken:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: addi sp, sp, -16
|
|
; RV32I-NEXT: sw ra, 12(sp)
|
|
; RV32I-NEXT: addi a1, zero, 42
|
|
; RV32I-NEXT: bne a0, a1, .LBB0_3
|
|
; RV32I-NEXT: # %bb.1: # %true
|
|
; RV32I-NEXT: call test_true
|
|
; RV32I-NEXT: .LBB0_2: # %true
|
|
; RV32I-NEXT: lw ra, 12(sp)
|
|
; RV32I-NEXT: addi sp, sp, 16
|
|
; RV32I-NEXT: ret
|
|
; RV32I-NEXT: .LBB0_3: # %false
|
|
; RV32I-NEXT: call test_false
|
|
; RV32I-NEXT: j .LBB0_2
|
|
%tst = icmp eq i32 %in, 42
|
|
br i1 %tst, label %true, label %false, !prof !0
|
|
|
|
; Expected layout order is: Entry, TrueBlock, FalseBlock
|
|
; Entry->TrueBlock is the common path, which should be taken whenever the
|
|
; conditional branch is false.
|
|
|
|
true:
|
|
call void @test_true()
|
|
ret void
|
|
|
|
false:
|
|
call void @test_false()
|
|
ret void
|
|
}
|
|
|
|
define void @test_bcc_fallthrough_nottaken(i32 %in) nounwind {
|
|
; RV32I-LABEL: test_bcc_fallthrough_nottaken:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: addi sp, sp, -16
|
|
; RV32I-NEXT: sw ra, 12(sp)
|
|
; RV32I-NEXT: addi a1, zero, 42
|
|
; RV32I-NEXT: beq a0, a1, .LBB1_3
|
|
; RV32I-NEXT: # %bb.1: # %false
|
|
; RV32I-NEXT: call test_false
|
|
; RV32I-NEXT: .LBB1_2: # %true
|
|
; RV32I-NEXT: lw ra, 12(sp)
|
|
; RV32I-NEXT: addi sp, sp, 16
|
|
; RV32I-NEXT: ret
|
|
; RV32I-NEXT: .LBB1_3: # %true
|
|
; RV32I-NEXT: call test_true
|
|
; RV32I-NEXT: j .LBB1_2
|
|
%tst = icmp eq i32 %in, 42
|
|
br i1 %tst, label %true, label %false, !prof !1
|
|
|
|
; Expected layout order is: Entry, FalseBlock, TrueBlock
|
|
; Entry->FalseBlock is the common path, which should be taken whenever the
|
|
; conditional branch is false
|
|
|
|
true:
|
|
call void @test_true()
|
|
ret void
|
|
|
|
false:
|
|
call void @test_false()
|
|
ret void
|
|
}
|
|
|
|
; TODO: how can we expand the coverage of the branch analysis functions?
|