mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 11:33:24 +02:00
3be8fb12c8
These changes are related to PR37743 and include:
SelectionDAGBuilder::visitSelect handles the unary SelectPatternFlavor::SPF_ABS case to build ABS node.
Delete the redundant recognizer of the integer ABS pattern from the DAGCombiner.
Add promoting the integer ABS node in the LegalizeIntegerType.
Expand-based legalization of integer result for the ABS nodes.
Expand-based legalization of ABS vector operations.
Add some integer abs testcases for different typesizes for Thumb arch
Add the custom ABS expanding and change the SAD pattern recognizer for X86 arch: The i64 result of the ABS is expanded to:
tmp = (SRA, Hi, 31)
Lo = (UADDO tmp, Lo)
Hi = (XOR tmp, (ADDCARRY tmp, hi, Lo:1))
Lo = (XOR tmp, Lo)
The "detectZextAbsDiff" function is changed for the recognition of pattern with the ABS node. Given a ABS node, detect the following pattern:
(ABS (SUB (ZERO_EXTEND a), (ZERO_EXTEND b))).
Change integer abs testcases for codegen with the ABS node support for AArch64.
Indicate that the ABS is legal for the i64 type when the NEON is supported.
Change the integer abs testcases to show changing of codegen.
Add combine and legalization of ABS nodes for Thumb arch.
Extend 'matchSelectPattern' to recognize the ABS patterns with ICMP_SGE condition.
For discussion, see https://bugs.llvm.org/show_bug.cgi?id=37743
Patch by: @ikulagin (Ivan Kulagin)
Differential Revision: https://reviews.llvm.org/D49837
llvm-svn: 356468
53 lines
1.2 KiB
LLVM
53 lines
1.2 KiB
LLVM
; RUN: llc < %s -mtriple=arm64-eabi -aarch64-neon-syntax=apple | FileCheck %s
|
|
|
|
define i8 @test_i8(i8 %a) nounwind {
|
|
; CHECK-LABEL: test_i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: sxtb w8, w0
|
|
; CHECK-NEXT: cmp w8, #0
|
|
; CHECK-NEXT: cneg w0, w8, mi
|
|
; CHECK-NEXT: ret
|
|
%tmp1neg = sub i8 0, %a
|
|
%b = icmp sgt i8 %a, -1
|
|
%abs = select i1 %b, i8 %a, i8 %tmp1neg
|
|
ret i8 %abs
|
|
}
|
|
|
|
define i16 @test_i16(i16 %a) nounwind {
|
|
; CHECK-LABEL: test_i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: sxth w8, w0
|
|
; CHECK-NEXT: cmp w8, #0
|
|
; CHECK-NEXT: cneg w0, w8, mi
|
|
; CHECK-NEXT: ret
|
|
%tmp1neg = sub i16 0, %a
|
|
%b = icmp sgt i16 %a, -1
|
|
%abs = select i1 %b, i16 %a, i16 %tmp1neg
|
|
ret i16 %abs
|
|
}
|
|
|
|
define i32 @test_i32(i32 %a) nounwind {
|
|
; CHECK-LABEL: test_i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: cmp w0, #0
|
|
; CHECK-NEXT: cneg w0, w0, mi
|
|
; CHECK-NEXT: ret
|
|
%tmp1neg = sub i32 0, %a
|
|
%b = icmp sgt i32 %a, -1
|
|
%abs = select i1 %b, i32 %a, i32 %tmp1neg
|
|
ret i32 %abs
|
|
}
|
|
|
|
define i64 @test_i64(i64 %a) nounwind {
|
|
; CHECK-LABEL: test_i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: cmp x0, #0
|
|
; CHECK-NEXT: cneg x0, x0, mi
|
|
; CHECK-NEXT: ret
|
|
%tmp1neg = sub i64 0, %a
|
|
%b = icmp sgt i64 %a, -1
|
|
%abs = select i1 %b, i64 %a, i64 %tmp1neg
|
|
ret i64 %abs
|
|
}
|
|
|