mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 11:33:24 +02:00
81066d4513
As discussed in the RFC <http://lists.llvm.org/pipermail/llvm-dev/2018-October/126690.html>, 64-bit RISC-V has i64 as the only legal integer type. This patch introduces patterns to support codegen of the new instructions introduced in RV64I: addiw, addiw, subw, sllw, slliw, srlw, srliw, sraw, sraiw, ld, sd. Custom selection code is needed for srliw as SimplifyDemandedBits will remove lower bits from the mask, meaning the obvious pattern won't work: def : Pat<(sext_inreg (srl (and GPR:$rs1, 0xffffffff), uimm5:$shamt), i32), (SRLIW GPR:$rs1, uimm5:$shamt)>; This is sufficient to compile and execute all of the GCC torture suite for RV64I other than those files using frameaddr or returnaddr intrinsics (LegalizeDAG doesn't know how to promote the operands - a future patch addresses this). When promoting i32 sltu/sltiu operands, it would be more efficient to use sign-extension rather than zero-extension for RV64. A future patch adds a hook to allow this. Differential Revision: https://reviews.llvm.org/D52977 llvm-svn: 347973
325 lines
7.0 KiB
LLVM
325 lines
7.0 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s \
|
|
; RUN: | FileCheck %s -check-prefix=RV32I
|
|
; RUN: llc -mtriple=riscv64 -verify-machineinstrs < %s \
|
|
; RUN: | FileCheck %s -check-prefix=RV64I
|
|
|
|
; These tests are identical to those in alu32.ll but operate on i16. They check
|
|
; that legalisation of these non-native types doesn't introduce unnecessary
|
|
; inefficiencies.
|
|
|
|
define i16 @addi(i16 %a) nounwind {
|
|
; RV32I-LABEL: addi:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: addi a0, a0, 1
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: addi:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: addi a0, a0, 1
|
|
; RV64I-NEXT: ret
|
|
%1 = add i16 %a, 1
|
|
ret i16 %1
|
|
}
|
|
|
|
define i16 @slti(i16 %a) nounwind {
|
|
; RV32I-LABEL: slti:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: slli a0, a0, 16
|
|
; RV32I-NEXT: srai a0, a0, 16
|
|
; RV32I-NEXT: slti a0, a0, 2
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: slti:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a0, a0, 48
|
|
; RV64I-NEXT: srai a0, a0, 48
|
|
; RV64I-NEXT: slti a0, a0, 2
|
|
; RV64I-NEXT: ret
|
|
%1 = icmp slt i16 %a, 2
|
|
%2 = zext i1 %1 to i16
|
|
ret i16 %2
|
|
}
|
|
|
|
define i16 @sltiu(i16 %a) nounwind {
|
|
; RV32I-LABEL: sltiu:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: lui a1, 16
|
|
; RV32I-NEXT: addi a1, a1, -1
|
|
; RV32I-NEXT: and a0, a0, a1
|
|
; RV32I-NEXT: sltiu a0, a0, 3
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: sltiu:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: lui a1, 16
|
|
; RV64I-NEXT: addiw a1, a1, -1
|
|
; RV64I-NEXT: and a0, a0, a1
|
|
; RV64I-NEXT: sltiu a0, a0, 3
|
|
; RV64I-NEXT: ret
|
|
%1 = icmp ult i16 %a, 3
|
|
%2 = zext i1 %1 to i16
|
|
ret i16 %2
|
|
}
|
|
|
|
define i16 @xori(i16 %a) nounwind {
|
|
; RV32I-LABEL: xori:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: xori a0, a0, 4
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: xori:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: xori a0, a0, 4
|
|
; RV64I-NEXT: ret
|
|
%1 = xor i16 %a, 4
|
|
ret i16 %1
|
|
}
|
|
|
|
define i16 @ori(i16 %a) nounwind {
|
|
; RV32I-LABEL: ori:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: ori a0, a0, 5
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: ori:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: ori a0, a0, 5
|
|
; RV64I-NEXT: ret
|
|
%1 = or i16 %a, 5
|
|
ret i16 %1
|
|
}
|
|
|
|
define i16 @andi(i16 %a) nounwind {
|
|
; RV32I-LABEL: andi:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: andi a0, a0, 6
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: andi:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: andi a0, a0, 6
|
|
; RV64I-NEXT: ret
|
|
%1 = and i16 %a, 6
|
|
ret i16 %1
|
|
}
|
|
|
|
define i16 @slli(i16 %a) nounwind {
|
|
; RV32I-LABEL: slli:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: slli a0, a0, 7
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: slli:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a0, a0, 7
|
|
; RV64I-NEXT: ret
|
|
%1 = shl i16 %a, 7
|
|
ret i16 %1
|
|
}
|
|
|
|
define i16 @srli(i16 %a) nounwind {
|
|
; RV32I-LABEL: srli:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: lui a1, 16
|
|
; RV32I-NEXT: addi a1, a1, -64
|
|
; RV32I-NEXT: and a0, a0, a1
|
|
; RV32I-NEXT: srli a0, a0, 6
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: srli:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: lui a1, 16
|
|
; RV64I-NEXT: addiw a1, a1, -64
|
|
; RV64I-NEXT: and a0, a0, a1
|
|
; RV64I-NEXT: srli a0, a0, 6
|
|
; RV64I-NEXT: ret
|
|
%1 = lshr i16 %a, 6
|
|
ret i16 %1
|
|
}
|
|
|
|
define i16 @srai(i16 %a) nounwind {
|
|
; RV32I-LABEL: srai:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: slli a0, a0, 16
|
|
; RV32I-NEXT: srai a0, a0, 25
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: srai:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a0, a0, 48
|
|
; RV64I-NEXT: srai a0, a0, 57
|
|
; RV64I-NEXT: ret
|
|
%1 = ashr i16 %a, 9
|
|
ret i16 %1
|
|
}
|
|
|
|
|
|
define i16 @add(i16 %a, i16 %b) nounwind {
|
|
; RV32I-LABEL: add:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: add a0, a0, a1
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: add:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: add a0, a0, a1
|
|
; RV64I-NEXT: ret
|
|
%1 = add i16 %a, %b
|
|
ret i16 %1
|
|
}
|
|
|
|
define i16 @sub(i16 %a, i16 %b) nounwind {
|
|
; RV32I-LABEL: sub:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: sub a0, a0, a1
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: sub:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: sub a0, a0, a1
|
|
; RV64I-NEXT: ret
|
|
%1 = sub i16 %a, %b
|
|
ret i16 %1
|
|
}
|
|
|
|
define i16 @sll(i16 %a, i16 %b) nounwind {
|
|
; RV32I-LABEL: sll:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: sll a0, a0, a1
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: sll:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: sll a0, a0, a1
|
|
; RV64I-NEXT: ret
|
|
%1 = shl i16 %a, %b
|
|
ret i16 %1
|
|
}
|
|
|
|
define i16 @slt(i16 %a, i16 %b) nounwind {
|
|
; RV32I-LABEL: slt:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: slli a1, a1, 16
|
|
; RV32I-NEXT: srai a1, a1, 16
|
|
; RV32I-NEXT: slli a0, a0, 16
|
|
; RV32I-NEXT: srai a0, a0, 16
|
|
; RV32I-NEXT: slt a0, a0, a1
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: slt:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a1, a1, 48
|
|
; RV64I-NEXT: srai a1, a1, 48
|
|
; RV64I-NEXT: slli a0, a0, 48
|
|
; RV64I-NEXT: srai a0, a0, 48
|
|
; RV64I-NEXT: slt a0, a0, a1
|
|
; RV64I-NEXT: ret
|
|
%1 = icmp slt i16 %a, %b
|
|
%2 = zext i1 %1 to i16
|
|
ret i16 %2
|
|
}
|
|
|
|
define i16 @sltu(i16 %a, i16 %b) nounwind {
|
|
; RV32I-LABEL: sltu:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: lui a2, 16
|
|
; RV32I-NEXT: addi a2, a2, -1
|
|
; RV32I-NEXT: and a1, a1, a2
|
|
; RV32I-NEXT: and a0, a0, a2
|
|
; RV32I-NEXT: sltu a0, a0, a1
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: sltu:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: lui a2, 16
|
|
; RV64I-NEXT: addiw a2, a2, -1
|
|
; RV64I-NEXT: and a1, a1, a2
|
|
; RV64I-NEXT: and a0, a0, a2
|
|
; RV64I-NEXT: sltu a0, a0, a1
|
|
; RV64I-NEXT: ret
|
|
%1 = icmp ult i16 %a, %b
|
|
%2 = zext i1 %1 to i16
|
|
ret i16 %2
|
|
}
|
|
|
|
define i16 @xor(i16 %a, i16 %b) nounwind {
|
|
; RV32I-LABEL: xor:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: xor a0, a0, a1
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: xor:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: xor a0, a0, a1
|
|
; RV64I-NEXT: ret
|
|
%1 = xor i16 %a, %b
|
|
ret i16 %1
|
|
}
|
|
|
|
define i16 @srl(i16 %a, i16 %b) nounwind {
|
|
; RV32I-LABEL: srl:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: lui a2, 16
|
|
; RV32I-NEXT: addi a2, a2, -1
|
|
; RV32I-NEXT: and a0, a0, a2
|
|
; RV32I-NEXT: srl a0, a0, a1
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: srl:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: lui a2, 16
|
|
; RV64I-NEXT: addiw a2, a2, -1
|
|
; RV64I-NEXT: and a0, a0, a2
|
|
; RV64I-NEXT: srl a0, a0, a1
|
|
; RV64I-NEXT: ret
|
|
%1 = lshr i16 %a, %b
|
|
ret i16 %1
|
|
}
|
|
|
|
define i16 @sra(i16 %a, i16 %b) nounwind {
|
|
; RV32I-LABEL: sra:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: slli a0, a0, 16
|
|
; RV32I-NEXT: srai a0, a0, 16
|
|
; RV32I-NEXT: sra a0, a0, a1
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: sra:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a0, a0, 48
|
|
; RV64I-NEXT: srai a0, a0, 48
|
|
; RV64I-NEXT: sra a0, a0, a1
|
|
; RV64I-NEXT: ret
|
|
%1 = ashr i16 %a, %b
|
|
ret i16 %1
|
|
}
|
|
|
|
define i16 @or(i16 %a, i16 %b) nounwind {
|
|
; RV32I-LABEL: or:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: or a0, a0, a1
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: or:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: or a0, a0, a1
|
|
; RV64I-NEXT: ret
|
|
%1 = or i16 %a, %b
|
|
ret i16 %1
|
|
}
|
|
|
|
define i16 @and(i16 %a, i16 %b) nounwind {
|
|
; RV32I-LABEL: and:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: and a0, a0, a1
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: and:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: and a0, a0, a1
|
|
; RV64I-NEXT: ret
|
|
%1 = and i16 %a, %b
|
|
ret i16 %1
|
|
}
|