1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 12:33:33 +02:00
llvm-mirror/test/CodeGen
Krzysztof Parzyszek 9830c7641e [Hexagon] Fix incorrect generation of S4_subi_asl_ri
Patch by Jyotsna Verma.

llvm-svn: 279267
2016-08-19 16:35:05 +00:00
..
AArch64 [CodeGen] Fix a trivial type conversion bug dating back to pre-2008 2016-08-19 08:38:50 +00:00
AMDGPU Revert "RegScavenging: Add scavengeRegisterBackwards()" 2016-08-19 03:03:24 +00:00
ARM [SimplifyCFG] Rewrite SinkThenElseCodeToEnd 2016-08-19 10:10:27 +00:00
BPF
Generic Fix build breaks after r277028 2016-07-28 20:25:21 +00:00
Hexagon [Hexagon] Fix incorrect generation of S4_subi_asl_ri 2016-08-19 16:35:05 +00:00
Inputs
Lanai Add a REQUIRES: assert on a Lanai test that uses a -debug-only flag 2016-07-29 19:35:22 +00:00
Mips Revert "RegScavenging: Add scavengeRegisterBackwards()" 2016-08-19 03:03:24 +00:00
MIR [GlobalISel] Add Selected MachineFunction property. 2016-08-02 16:49:19 +00:00
MSP430 Revert r279242 - it's failing the tests 2016-08-19 14:18:34 +00:00
NVPTX [NVPTX] Use untyped (.b) integer registers in PTX. 2016-08-12 22:02:19 +00:00
PowerPC Revert "RegScavenging: Add scavengeRegisterBackwards()" 2016-08-19 03:03:24 +00:00
SPARC Revert "[Sparc] Leon errata fix passes." 2016-08-12 14:48:09 +00:00
SystemZ [SystemZ] Use valid base/index regs for inline asm 2016-08-18 21:44:15 +00:00
Thumb Revert "RegScavenging: Add scavengeRegisterBackwards()" 2016-08-19 03:03:24 +00:00
Thumb2 CodeGen: If Convert blocks that would form a diamond when tail-merged. 2016-08-18 22:09:27 +00:00
WebAssembly [WebAssembly] Disable the store-results optimization. 2016-08-18 17:51:27 +00:00
WinEH Revert EH-specific checks in BranchFolding that were causing blow ups in compile time. 2016-07-27 17:55:33 +00:00
X86 [X86][SSE] Add support for matching commuted insertps patterns 2016-08-19 10:31:53 +00:00
XCore