1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 19:12:56 +02:00
llvm-mirror/test/MC/Disassembler/AMDGPU/vintrp.txt
Dmitry Preobrazhensky dcb1f31f28 [AMDGPU][MC][GFX8][GFX9][DISASSEMBLER] Added "_e32" suffix to 32-bit VINTRP opcodes
See bug 36751: https://bugs.llvm.org/show_bug.cgi?id=36751

Differential Revision: https://reviews.llvm.org/D44529

Reviewers: artem.tamazov, arsenm
llvm-svn: 327723
2018-03-16 16:38:04 +00:00

50 lines
1.1 KiB
Plaintext

# RUN: llvm-mc -arch=amdgcn -mcpu=fiji -disassemble < %s | FileCheck %s -check-prefix=VI
#VI: v_interp_p1_f32_e32 v7, v212, attr16.y
0xd4 0x41 0x1c 0xd4
#VI: v_interp_p2_f32_e32 v7, v212, attr16.y
0xd4 0x41 0x1d 0xd4
#VI: v_interp_mov_f32_e32 v7, invalid_param_212, attr16.y
0xd4 0x41 0x1e 0xd4
#VI: v_interp_mov_f32_e32 v7, p10, attr16.y
0x00 0x41 0x1e 0xd4
#VI: v_interp_mov_f32_e32 v7, p20, attr16.y
0x01 0x41 0x1e 0xd4
#VI: v_interp_mov_f32_e32 v7, p0, attr16.y
0x02 0x41 0x1e 0xd4
#VI: v_interp_mov_f32_e32 v7, invalid_param_3, attr16.y
0x03 0x41 0x1e 0xd4
# VI: v_interp_p1_f32_e32 v0, v0, attr0.x
0x00 0x00 0x00 0xd4
# VI: v_interp_p1_f32_e32 v0, v0, attr0.x
0x00 0x00 0x00 0xd4
# VI: v_interp_p1_f32_e32 v0, v1, attr0.x
0x01 0x00 0x00 0xd4
# VI: v_interp_p1_f32_e32 v0, v1, attr0.w
0x01 0x03 0x00 0xd4
# VI: v_interp_p2_f32_e32 v0, v1, attr0.x
0x01 0x00 0x01 0xd4
# VI: v_interp_mov_f32_e32 v0, p20, attr0.x
0x01 0x00 0x02 0xd4
#VI: v_interp_p2_f32_e32 v0, v1, attr63.x
0x01 0xfc 0x01 0xd4
#VI: v_interp_p2_f32_e32 v0, v1, attr63.x
0x01 0xfc 0x01 0xd4
#VI: v_interp_p2_f32_e32 v0, v1, attr63.w
0x01 0xff 0x01 0xd4