1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 11:02:59 +02:00
llvm-mirror/test/CodeGen/ARM/ifcvt_simple_unanalyzable.mir
Puyan Lotfi d4c615be8c Followup on Proposal to move MIR physical register namespace to '$' sigil.
Discussed here:

http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html

In preparation for adding support for named vregs we are changing the sigil for
physical registers in MIR to '$' from '%'. This will prevent name clashes of
named physical register with named vregs.

llvm-svn: 323922
2018-01-31 22:04:26 +00:00

26 lines
496 B
YAML

# RUN: llc -mtriple=arm-apple-ios -run-pass=if-converter %s -o - | FileCheck %s
---
name: foo
body: |
bb.0:
Bcc %bb.2, 0, $cpsr
bb.1:
successors:
BX_RET 14, _
bb.2:
successors:
$sp = tADDspi $sp, 2, 14, _
BX_RET 14, _
...
# Simple testcase with unanalyzable instructions in both TBB and FBB.
# CHECK: body: |
# CHECK: bb.0:
# CHECK: $sp = tADDspi $sp, 2, 0, $cpsr
# CHECK: BX_RET 0, $cpsr
# CHECK: BX_RET 14, $noreg