mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 12:43:36 +01:00
fc4d778298
On Hexagon, values of type i1 are passed in registers of type i32, even though i1 is not a legal value for these registers. This is a special case and needs special handling to maintain consistency of the lowering information. This fixes PR32089. llvm-svn: 296645
7 lines
109 B
LLVM
7 lines
109 B
LLVM
; RUN: llc -march=hexagon -debug-only=isel < %s
|
|
; REQUIRES: asserts
|
|
|
|
define void @g(i1 %cond) {
|
|
ret void
|
|
}
|