mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-24 05:23:45 +02:00
dd9ab77318
Currently the default C calling convention functions are treated the same as compute kernels. Make this explicit so the default calling convention can be changed to a non-kernel. Converted with perl -pi -e 's/define void/define amdgpu_kernel void/' on the relevant test directories (and undoing in one place that actually wanted a non-kernel). llvm-svn: 298444
33 lines
975 B
YAML
33 lines
975 B
YAML
# RUN: llc -march=amdgcn -run-pass liveintervals -verify-machineinstrs -o /dev/null -debug-only=regalloc %s 2>&1 | FileCheck %s
|
|
# REQUIRES: asserts
|
|
# We currently maintain a main liveness range which operates like a superset of
|
|
# all subregister liveranges. We may need to create additional SSA values at
|
|
# merge point in this main liverange even though none of the subregister
|
|
# liveranges needed it.
|
|
#
|
|
# Should see three distinct value numbers:
|
|
# CHECK: %vreg0 [{{.*}}:0)[{{.*}}:1)[{{.*}}:2) 0@{{[0-9]+[Berd]}} 1@{{[0-9]+[Berd]}} 2@{{[0-9]+B-phi}}
|
|
--- |
|
|
define amdgpu_kernel void @test0() { ret void }
|
|
...
|
|
---
|
|
name: test0
|
|
registers:
|
|
- { id: 0, class: sreg_64 }
|
|
body: |
|
|
bb.0:
|
|
successors: %bb.1, %bb.2
|
|
S_NOP 0, implicit-def undef %0.sub0
|
|
S_CBRANCH_VCCNZ %bb.1, implicit undef %vcc
|
|
S_BRANCH %bb.2
|
|
|
|
bb.1:
|
|
successors: %bb.2
|
|
S_NOP 0, implicit-def %0.sub1
|
|
S_NOP 0, implicit %0.sub1
|
|
S_BRANCH %bb.2
|
|
|
|
bb.2:
|
|
S_NOP 0, implicit %0.sub0
|
|
...
|