1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 20:43:44 +02:00
llvm-mirror/test/CodeGen
Krzysztof Parzyszek 9b5d973061 [Hexagon] Add target feature to generate long calls
llvm-svn: 276638
2016-07-25 14:42:11 +00:00
..
AArch64 GlobalISel: allow multiple types on MachineInstrs. 2016-07-22 22:13:36 +00:00
AMDGPU Revert "[AMDGPU] Emit read-only data to .rodata for hsa" 2016-07-22 23:46:40 +00:00
ARM [ARM] Improve longMAC codegen test 2016-07-25 10:11:00 +00:00
BPF
Generic Move mempcpy_call.ll to X86 subdirectory 2016-07-13 18:28:45 +00:00
Hexagon [Hexagon] Add target feature to generate long calls 2016-07-25 14:42:11 +00:00
Inputs
Lanai
Mips [mips] Optimize materialization of i64 constants 2016-07-25 09:57:28 +00:00
MIR GlobalISel: allow multiple types on MachineInstrs. 2016-07-22 22:13:36 +00:00
MSP430
NVPTX [NVPTX] Enable the load-store vectorizer on nvptx. 2016-07-20 22:11:36 +00:00
PowerPC Revert "RegScavenging: Add scavengeRegisterBackwards()" 2016-07-20 00:21:32 +00:00
SPARC
SystemZ Revert "RegScavenging: Add scavengeRegisterBackwards()" 2016-07-20 00:21:32 +00:00
Thumb Revert "RegScavenging: Add scavengeRegisterBackwards()" 2016-07-20 00:21:32 +00:00
Thumb2
WebAssembly
WinEH
X86 [AVX512] Add load folding support for the unmasked forms of the FMA instructions. 2016-07-25 07:20:35 +00:00
XCore