1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-28 06:22:51 +01:00
llvm-mirror/lib/CodeGen
Chris Lattner 9cd29563f0 * The itf exposed by InstrScheduling is now a single function to create the right pass
* InstructionScheduling is now a real pass
* InstrSched _uses_ LiveVar analysis, instead of creating it's own copy many times
  through a loop.  In this was LiveVarAnalysis is actually even SHARED by Register
  allocation.
* SchedPriorities is now passed the live var information in

llvm-svn: 1700
2002-02-04 20:02:16 +00:00
..
InstrSched * The itf exposed by InstrScheduling is now a single function to create the right pass 2002-02-04 20:02:16 +00:00
InstrSelection * Switch over to cleaner TmpInstruction model 2002-02-03 07:39:06 +00:00
RegAlloc Switch register allocator over to using LoopInfo directly instead of indirectly through LoopDepthCalculator 2002-02-04 17:48:00 +00:00
MachineCodeForInstruction.cpp Code pulled out of MAchineInstr.(h|cpp) 2002-02-03 07:54:50 +00:00
MachineFunction.cpp Code pulled out of MAchineInstr.(h|cpp) 2002-02-03 07:54:50 +00:00
MachineInstr.cpp * Prune #includes 2002-02-03 07:46:01 +00:00
Makefile added RegAlloc Directory to DIRS 2001-09-14 21:28:17 +00:00