1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 03:23:01 +02:00
llvm-mirror/test/CodeGen
Simon Dardis 9fd70b27da [mips] Enable tail calls by default
Enable tail calls by default for (micro)MIPS(64).

microMIPS is slightly more tricky than doing it for MIPS(R6) or microMIPSR6.
microMIPS has two instruction encodings: 16bit and 32bit along with some
restrictions on the size of the instruction that can fill the delay slot.
For safe tail calls for microMIPS, the delay slot filler attempts to find
a correct size instruction for the delay slot of TAILCALL pseudos.

Reviewers: dsanders, vkalintris

Subscribers: jfb, dsanders, sdardis, llvm-commits

Differential Revision: https://reviews.llvm.org/D21138

llvm-svn: 277708
2016-08-04 09:17:07 +00:00
..
AArch64 AArch64: properly calculate cmpxchg status in FastISel. 2016-08-02 20:22:36 +00:00
AMDGPU AMDGPU: Fix a slow test by using basic regalloc 2016-08-04 07:04:54 +00:00
ARM Revert "[ARM] Constant Materialize: imms with specific value can be encoded into mov.w" 2016-08-03 21:26:21 +00:00
BPF
Generic Fix build breaks after r277028 2016-07-28 20:25:21 +00:00
Hexagon [Hexagon] Generate COPY/REG_SEQUENCE more aggressively for vectors 2016-08-03 18:35:48 +00:00
Inputs
Lanai Add a REQUIRES: assert on a Lanai test that uses a -debug-only flag 2016-07-29 19:35:22 +00:00
Mips [mips] Enable tail calls by default 2016-08-04 09:17:07 +00:00
MIR [GlobalISel] Add Selected MachineFunction property. 2016-08-02 16:49:19 +00:00
MSP430
NVPTX [NVPTX] remove unnecessary named metadata update that happens to break debug info. 2016-08-02 20:58:24 +00:00
PowerPC [PPC] Handling CallInst in PPCBoolRetToInt 2016-08-03 21:43:51 +00:00
SPARC
SystemZ I can't reproduce this buildbot failure locally, so temporarily remove this test while I investigate. 2016-08-03 19:39:20 +00:00
Thumb DAG: avoid duplicated truncating for sign extended operand 2016-07-29 23:33:48 +00:00
Thumb2
WebAssembly [WebAssembly] Initial SIMD128 support. 2016-08-02 23:16:09 +00:00
WinEH Revert EH-specific checks in BranchFolding that were causing blow ups in compile time. 2016-07-27 17:55:33 +00:00
X86 [XRay] Align entry and return sleds to 2 byte boundaries 2016-08-04 07:37:28 +00:00
XCore