Amaury Séchet a16841d246 Automaticaly generate copysign-constant-magnitude.ll . NFC

2019-12-04 16:05:45 +01:00

..

AArch64

[AArch64][SVE] Implement reversal intrinsics

2019-12-04 12:01:57 +00:00

AMDGPU

AMDGPU: Avoid folding 2 constant operands into an SALU operation

2019-12-04 10:25:34 +00:00

ARC

…

ARM

[GlobalISel]: Allow targets to override how to widen constants during legalization

2019-12-03 10:41:10 -08:00

AVR

…

BPF

[BPF] add "llvm." prefix to BPF internally created globals

2019-11-25 21:34:46 -08:00

Generic

[CodeGen] [ExpandReduction] Fix the bug for ExpandReduction() when vector size isn't power of 2

2019-11-02 23:59:12 -04:00

Hexagon

[ModuloSchedule] Fix a bug in experimental expander

2019-11-23 16:01:47 -08:00

Inputs

…

Lanai

…

Mips

Handle BUNDLE instructions in MipsAsmPrinter

2019-12-04 11:30:00 +00:00

MIR

[MIRNamer]: Make the check lines in the test robust with regex.

2019-11-16 22:58:45 -08:00

MSP430

[TargetLowering][DAGCombine][MSP430] Shift Amount Threshold in DAGCombine (4)

2019-11-13 09:23:08 +01:00

NVPTX

[NVPTX] Added llvm.nvvm.mma.m8n8k4.* intrinsics

2019-10-28 13:55:30 -07:00

PowerPC

[PowerPC] folding rlwinm + rlwinm to rlwinm

2019-12-03 21:51:19 -05:00

RISCV

[RISCV] Don't force Local Exec TLS for non-PIC

2019-12-03 22:04:54 +00:00

SPARC

Temporarily run machine-verifier once in test/CodeGen/SPARC/fp128.ll, so that

2019-12-03 11:21:52 +01:00

SystemZ

[SelectionDAG] Expand nnan FMINNUM/FMAXNUM to select sequence

2019-12-04 10:32:35 +01:00

Thumb

Revert "[ARM] Allocatable Global Register Variables for ARM"

2019-11-29 17:01:05 +00:00

Thumb2

[ARM][MVE][Intrinsics] Add VMULH/VRMULH intrinsics.

2019-12-04 14:27:12 +00:00

WebAssembly

[WebAssembly] Fix miscompile of select with and

2019-11-15 16:22:01 -08:00

WinCFGuard

[WinCFG] Handle constant casts carefully in .gfids emission

2019-11-01 13:32:03 -07:00

WinEH

…

X86

Automaticaly generate copysign-constant-magnitude.ll . NFC

2019-12-04 16:05:45 +01:00

XCore

…