Craig Topper 19469f50a2 [Mips][AMDGPU] Update test cases to not use vector lt/gt compares that can be simplified to an equality/inequality or to always true/false. ...

For example 'ugt X, 0' can be simplified to 'ne X, 0'. Or 'uge X, 0' is always true.

We already simplify this for scalars in SimplifySetCC, but we don't currently for vectors in SimplifySetCC. D42948 proposes to change that.

llvm-svn: 324436

2018-02-07 00:51:37 +00:00

..

2r_vector_scalar.ll

[mips] Use --check-prefixes where appropriate. NFC.

2016-06-24 12:23:17 +00:00

2r.ll

…

2rf_exup.ll

…

2rf_float_int.ll

…

2rf_fq.ll

…

2rf_int_float.ll

…

2rf_tq.ll

…

2rf.ll

…

3r_4r_widen.ll

[mips][msa] Prevent output operand from commuting for dpadd_[su].df ins

2017-03-31 14:31:55 +00:00

3r_4r.ll

…

3r_splat.ll

[mips][msa] Splat.d endianness check

2017-06-23 09:09:31 +00:00

3r-a.ll

…

3r-b.ll

…

3r-c.ll

…

3r-d.ll

…

3r-i.ll

…

3r-m.ll

…

3r-p.ll

…

3r-s.ll

…

3r-v.ll

…

3rf_4rf_q.ll

…

3rf_4rf.ll

…

3rf_exdo.ll

…

3rf_float_int.ll

…

3rf_int_float.ll

…

3rf_q.ll

…

3rf.ll

…

arithmetic_float.ll

…

arithmetic.ll

…

basic_operations_float.ll

[mips] Correct label prefixes for N32 and N64.

2016-07-19 10:49:03 +00:00

basic_operations.ll

[mips][msa] Accept more values for constant splats

2017-03-10 13:27:14 +00:00

bit.ll

…

bitcast.ll

…

bitwise.ll

[mips][msa] Fix generation of bm(n)zi and bins[lr]i instructions

2017-04-07 13:31:36 +00:00

bmzi_bmnzi.ll

Elide stores which are overwritten without being observed.

2017-05-16 19:43:56 +00:00

compare_float.ll

…

compare.ll

[Mips][AMDGPU] Update test cases to not use vector lt/gt compares that can be simplified to an equality/inequality or to always true/false.

2018-02-07 00:51:37 +00:00

elm_copy.ll

[mips] Use --check-prefixes where appropriate. NFC.

2016-06-24 12:23:17 +00:00

elm_cxcmsa.ll

…

elm_insv.ll

[mips] Use --check-prefixes where appropriate. NFC.

2016-06-24 12:23:17 +00:00

elm_move.ll

…

elm_shift_slide.ll

…

emergency-spill.mir

Followup on Proposal to move MIR physical register namespace to '$' sigil.

2018-01-31 22:04:26 +00:00

endian.ll

…

f16-llvm-ir.ll

[mips] Alter register classes for MSA pseudo f16 instructions

2017-07-18 12:05:35 +00:00

fexuprl.ll

[mips] Add tests for half precision floating point support.

2016-11-21 20:34:10 +00:00

frameindex.ll

[mips] Use register scavenging with MSA.

2017-11-02 12:47:22 +00:00

i5_ld_st.ll

In visitSTORE, always use FindBetterChain, rather than only when UseAA is enabled.

2017-03-14 00:34:14 +00:00

i5-a.ll

…

i5-b.ll

[mips][msa] Fix generation of bm(n)zi and bins[lr]i instructions

2017-04-07 13:31:36 +00:00

i5-c.ll

…

i5-m.ll

…

i5-s.ll

…

i8.ll

…

i10.ll

…

immediates-bad.ll

[mips] Fix Mips MSA instrinsics

2017-01-10 16:40:57 +00:00

immediates.ll

[mips][msa] Fix generation of bm(n)zi and bins[lr]i instructions

2017-04-07 13:31:36 +00:00

inline-asm.ll

…

llvm-stress-s449609655-simplified.ll

…

llvm-stress-s525530439.ll

…

llvm-stress-s997348632.ll

…

llvm-stress-s1704963983.ll

…

llvm-stress-s1935737938.ll

…

llvm-stress-s2090927243-simplified.ll

…

llvm-stress-s2501752154-simplified.ll

…

llvm-stress-s2704903805.ll

…

llvm-stress-s3861334421.ll

…

llvm-stress-s3926023935.ll

…

llvm-stress-s3997499501.ll

…

llvm-stress-sz1-s742806235.ll

…

msa-nooddspreg.ll

[mips] Honour -mno-odd-spreg for vector splat (again)

2017-01-10 15:53:10 +00:00

shift_constant_pool.ll

[mips][msa] Mask vectors holding shift amounts

2017-04-20 13:26:46 +00:00

shift_no_and.ll

[mips][msa] Mask vectors holding shift amounts

2017-04-20 13:26:46 +00:00

shift-dagcombine.ll

…

shuffle.ll

…

special.ll

…

spill.ll

…

vec.ll

…

vecs10.ll

…