RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 12:02:58 +02:00
Code Issues Projects Releases Wiki Activity
ad19e572fb
llvm-mirror/lib
History
Krzysztof Parzyszek ad19e572fb [RDF] Switch RegisterRef to be a pair (Register, LaneMask) 
Use PackedRegisterRef to store the register information in the graph nodes.

This commit also removes support for virtual registers. It has never been
tested or used. It will be possible to add it back if there is a need.

llvm-svn: 284255
2016-10-14 17:57:55 +00:00
..
Analysis Create llvm.addressofreturnaddress intrinsic 2016-10-12 22:13:19 +00:00
AsmParser [X86] Basic additions to support RegCall Calling Convention. 2016-10-13 07:53:43 +00:00
Bitcode ThinLTO: handles modules with empty summaries 2016-10-08 04:44:18 +00:00
CodeGen [safestack] Use non-thread-local unsafe stack pointer for Contiki OS 2016-10-14 17:56:00 +00:00
DebugInfo Truncate long names in type records 2016-10-13 17:33:22 +00:00
Demangle
ExecutionEngine Use StringRef instead of raw pointer in ExecutionEngine 2016-10-01 06:22:04 +00:00
Fuzzer [libFuzzer] more detailed message for disabled leak detection 2016-10-13 22:24:10 +00:00
IR [X86] Basic additions to support RegCall Calling Convention. 2016-10-13 07:53:43 +00:00
IRReader
LibDriver
LineEditor
Linker [ThinLTO] Don't link module level assembly when importing 2016-10-12 18:39:29 +00:00
LTO LTO: Use the correct mangler function in LTOCodeGenerator::applyScopeRestrictions(). 2016-10-12 20:12:19 +00:00
MC Move alignTo computation inside the if. 2016-10-14 17:01:39 +00:00
Object Next set of additional error checks for invalid Mach-O files for the 2016-10-11 21:04:39 +00:00
ObjectYAML
Option Generalize ArgList::AddAllArgs more 2016-09-29 19:47:58 +00:00
Passes Fix test after renaming -name-anon-functions pass to -name-anon-globals 2016-09-16 17:18:16 +00:00
ProfileData [Coverage] Support loading multiple binaries into a CoverageMapping 2016-10-14 17:16:53 +00:00
Support Define "contiki" OS specifier. 2016-10-14 14:41:46 +00:00
TableGen
Target [RDF] Switch RegisterRef to be a pair (Register, LaneMask) 2016-10-14 17:57:55 +00:00
Transforms [InstCombine] use m_APInt to allow sub with constant folds for splat vectors 2016-10-14 16:31:54 +00:00
CMakeLists.txt
LLVMBuild.txt