mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 02:52:53 +02:00
ae65e281f3
to reflect the new license. We understand that people may be surprised that we're moving the header entirely to discuss the new license. We checked this carefully with the Foundation's lawyer and we believe this is the correct approach. Essentially, all code in the project is now made available by the LLVM project under our new license, so you will see that the license headers include that license only. Some of our contributors have contributed code under our old license, and accordingly, we have retained a copy of our old license notice in the top-level files in each project and repository. llvm-svn: 351636
223 lines
10 KiB
C++
223 lines
10 KiB
C++
//===-- AArch64InstPrinter.h - Convert AArch64 MCInst to assembly syntax --===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This class prints an AArch64 MCInst to a .s file.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_AARCH64_INSTPRINTER_AARCH64INSTPRINTER_H
|
|
#define LLVM_LIB_TARGET_AARCH64_INSTPRINTER_AARCH64INSTPRINTER_H
|
|
|
|
#include "MCTargetDesc/AArch64MCTargetDesc.h"
|
|
#include "llvm/ADT/StringRef.h"
|
|
#include "llvm/MC/MCInstPrinter.h"
|
|
#include "../Utils/AArch64BaseInfo.h"
|
|
|
|
namespace llvm {
|
|
|
|
class AArch64InstPrinter : public MCInstPrinter {
|
|
public:
|
|
AArch64InstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII,
|
|
const MCRegisterInfo &MRI);
|
|
|
|
void printInst(const MCInst *MI, raw_ostream &O, StringRef Annot,
|
|
const MCSubtargetInfo &STI) override;
|
|
void printRegName(raw_ostream &OS, unsigned RegNo) const override;
|
|
|
|
// Autogenerated by tblgen.
|
|
virtual void printInstruction(const MCInst *MI, const MCSubtargetInfo &STI,
|
|
raw_ostream &O);
|
|
virtual bool printAliasInstr(const MCInst *MI, const MCSubtargetInfo &STI,
|
|
raw_ostream &O);
|
|
virtual void printCustomAliasOperand(const MCInst *MI, unsigned OpIdx,
|
|
unsigned PrintMethodIdx,
|
|
const MCSubtargetInfo &STI,
|
|
raw_ostream &O);
|
|
|
|
virtual StringRef getRegName(unsigned RegNo) const {
|
|
return getRegisterName(RegNo);
|
|
}
|
|
|
|
static const char *getRegisterName(unsigned RegNo,
|
|
unsigned AltIdx = AArch64::NoRegAltName);
|
|
|
|
protected:
|
|
bool printSysAlias(const MCInst *MI, const MCSubtargetInfo &STI,
|
|
raw_ostream &O);
|
|
// Operand printers
|
|
void printOperand(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI,
|
|
raw_ostream &O);
|
|
void printImm(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI,
|
|
raw_ostream &O);
|
|
void printImmHex(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI,
|
|
raw_ostream &O);
|
|
template <typename T> void printImmSVE(T Value, raw_ostream &O);
|
|
void printPostIncOperand(const MCInst *MI, unsigned OpNo, unsigned Imm,
|
|
raw_ostream &O);
|
|
template <int Amount>
|
|
void printPostIncOperand(const MCInst *MI, unsigned OpNo,
|
|
const MCSubtargetInfo &STI, raw_ostream &O) {
|
|
printPostIncOperand(MI, OpNo, Amount, O);
|
|
}
|
|
|
|
void printVRegOperand(const MCInst *MI, unsigned OpNo,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printSysCROperand(const MCInst *MI, unsigned OpNo,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printAddSubImm(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
template <typename T>
|
|
void printLogicalImm(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printShifter(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printShiftedRegister(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printExtendedRegister(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printArithExtend(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
|
|
void printMemExtend(const MCInst *MI, unsigned OpNum, raw_ostream &O,
|
|
char SrcRegKind, unsigned Width);
|
|
template <char SrcRegKind, unsigned Width>
|
|
void printMemExtend(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O) {
|
|
printMemExtend(MI, OpNum, O, SrcRegKind, Width);
|
|
}
|
|
template <bool SignedExtend, int ExtWidth, char SrcRegKind, char Suffix>
|
|
void printRegWithShiftExtend(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printCondCode(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printInverseCondCode(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printAlignedLabel(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printUImm12Offset(const MCInst *MI, unsigned OpNum, unsigned Scale,
|
|
raw_ostream &O);
|
|
void printAMIndexedWB(const MCInst *MI, unsigned OpNum, unsigned Scale,
|
|
raw_ostream &O);
|
|
|
|
template <int Scale>
|
|
void printUImm12Offset(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O) {
|
|
printUImm12Offset(MI, OpNum, Scale, O);
|
|
}
|
|
|
|
template <int BitWidth>
|
|
void printAMIndexedWB(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O) {
|
|
printAMIndexedWB(MI, OpNum, BitWidth / 8, O);
|
|
}
|
|
|
|
void printAMNoIndex(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
|
|
template <int Scale>
|
|
void printImmScale(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
|
|
template <bool IsSVEPrefetch = false>
|
|
void printPrefetchOp(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
|
|
void printPSBHintOp(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
|
|
void printBTIHintOp(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
|
|
void printFPImmOperand(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
|
|
void printVectorList(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O,
|
|
StringRef LayoutSuffix);
|
|
|
|
/// Print a list of vector registers where the type suffix is implicit
|
|
/// (i.e. attached to the instruction rather than the registers).
|
|
void printImplicitlyTypedVectorList(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI,
|
|
raw_ostream &O);
|
|
|
|
template <unsigned NumLanes, char LaneKind>
|
|
void printTypedVectorList(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
|
|
void printVectorIndex(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printAdrpLabel(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printBarrierOption(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printMSRSystemRegister(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printMRSSystemRegister(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printSystemPStateField(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printSIMDType10Operand(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
template<int64_t Angle, int64_t Remainder>
|
|
void printComplexRotationOp(const MCInst *MI, unsigned OpNo,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
template<unsigned size>
|
|
void printGPRSeqPairsClassOperand(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI,
|
|
raw_ostream &O);
|
|
template <typename T>
|
|
void printImm8OptLsl(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
template <typename T>
|
|
void printSVELogicalImm(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printSVEPattern(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
template <char = 0>
|
|
void printSVERegOp(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
void printGPR64as32(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
template <int Width>
|
|
void printZPRasFPR(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
template <unsigned ImmIs0, unsigned ImmIs1>
|
|
void printExactFPImm(const MCInst *MI, unsigned OpNum,
|
|
const MCSubtargetInfo &STI, raw_ostream &O);
|
|
};
|
|
|
|
class AArch64AppleInstPrinter : public AArch64InstPrinter {
|
|
public:
|
|
AArch64AppleInstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII,
|
|
const MCRegisterInfo &MRI);
|
|
|
|
void printInst(const MCInst *MI, raw_ostream &O, StringRef Annot,
|
|
const MCSubtargetInfo &STI) override;
|
|
|
|
void printInstruction(const MCInst *MI, const MCSubtargetInfo &STI,
|
|
raw_ostream &O) override;
|
|
bool printAliasInstr(const MCInst *MI, const MCSubtargetInfo &STI,
|
|
raw_ostream &O) override;
|
|
void printCustomAliasOperand(const MCInst *MI, unsigned OpIdx,
|
|
unsigned PrintMethodIdx,
|
|
const MCSubtargetInfo &STI,
|
|
raw_ostream &O) override;
|
|
|
|
StringRef getRegName(unsigned RegNo) const override {
|
|
return getRegisterName(RegNo);
|
|
}
|
|
|
|
static const char *getRegisterName(unsigned RegNo,
|
|
unsigned AltIdx = AArch64::NoRegAltName);
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif // LLVM_LIB_TARGET_AARCH64_INSTPRINTER_AARCH64INSTPRINTER_H
|