mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-23 04:52:54 +02:00
b21e3597b5
Fix minor bugs and uses of undef which break when pointer related optimization passes are run. llvm-svn: 269944
80 lines
3.4 KiB
LLVM
80 lines
3.4 KiB
LLVM
;RUN: llc < %s -march=amdgcn -verify-machineinstrs | FileCheck --check-prefix=SI --check-prefix=FUNC %s
|
|
;RUN: llc < %s -march=amdgcn -mcpu=tonga -verify-machineinstrs | FileCheck --check-prefix=SI --check-prefix=VI --check-prefix=FUNC %s
|
|
;RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck --check-prefix=EG --check-prefix=FUNC %s
|
|
|
|
; FUNC-LABEL: {{^}}test_select_v2i32:
|
|
|
|
; EG-DAG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW]}}, KC0[3].Z
|
|
; EG-DAG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW]}}, KC0[3].Y
|
|
|
|
; SI: v_cndmask_b32_e64
|
|
; SI: v_cndmask_b32_e32
|
|
|
|
define void @test_select_v2i32(<2 x i32> addrspace(1)* %out, <2 x i32> addrspace(1)* %in0, <2 x i32> addrspace(1)* %in1, <2 x i32> %val) {
|
|
entry:
|
|
%load0 = load <2 x i32>, <2 x i32> addrspace(1)* %in0
|
|
%load1 = load <2 x i32>, <2 x i32> addrspace(1)* %in1
|
|
%cmp = icmp sgt <2 x i32> %load0, %load1
|
|
%result = select <2 x i1> %cmp, <2 x i32> %val, <2 x i32> %load0
|
|
store <2 x i32> %result, <2 x i32> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_select_v2f32:
|
|
|
|
; EG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
; EG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
|
|
;SI: v_cndmask_b32_e64
|
|
;SI: v_cndmask_b32_e32
|
|
|
|
define void @test_select_v2f32(<2 x float> addrspace(1)* %out, <2 x float> addrspace(1)* %in0, <2 x float> addrspace(1)* %in1) {
|
|
entry:
|
|
%0 = load <2 x float>, <2 x float> addrspace(1)* %in0
|
|
%1 = load <2 x float>, <2 x float> addrspace(1)* %in1
|
|
%cmp = fcmp une <2 x float> %0, %1
|
|
%result = select <2 x i1> %cmp, <2 x float> %0, <2 x float> %1
|
|
store <2 x float> %result, <2 x float> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
;FUNC-LABEL: {{^}}test_select_v4i32:
|
|
|
|
; EG-DAG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW]}}, KC0[4].X
|
|
; EG-DAG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}, KC0[3].W
|
|
; EG-DAG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW]}}, KC0[3].Z
|
|
; EG-DAG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW]}}, KC0[3].Y
|
|
|
|
; FIXME: The shrinking does not happen on tonga
|
|
|
|
; SI: v_cndmask_b32
|
|
; SI: v_cndmask_b32
|
|
; SI: v_cndmask_b32
|
|
; SI: v_cndmask_b32
|
|
|
|
define void @test_select_v4i32(<4 x i32> addrspace(1)* %out, <4 x i32> addrspace(1)* %in0, <4 x i32> addrspace(1)* %in1, <4 x i32> %val) {
|
|
entry:
|
|
%load0 = load <4 x i32>, <4 x i32> addrspace(1)* %in0
|
|
%load1 = load <4 x i32>, <4 x i32> addrspace(1)* %in1
|
|
%cmp = icmp sgt <4 x i32> %load0, %load1
|
|
%result = select <4 x i1> %cmp, <4 x i32> %val, <4 x i32> %load0
|
|
store <4 x i32> %result, <4 x i32> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
;FUNC-LABEL: {{^}}test_select_v4f32:
|
|
;EG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
;EG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
;EG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
;EG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
|
|
define void @test_select_v4f32(<4 x float> addrspace(1)* %out, <4 x float> addrspace(1)* %in0, <4 x float> addrspace(1)* %in1) {
|
|
entry:
|
|
%0 = load <4 x float>, <4 x float> addrspace(1)* %in0
|
|
%1 = load <4 x float>, <4 x float> addrspace(1)* %in1
|
|
%cmp = fcmp une <4 x float> %0, %1
|
|
%result = select <4 x i1> %cmp, <4 x float> %0, <4 x float> %1
|
|
store <4 x float> %result, <4 x float> addrspace(1)* %out
|
|
ret void
|
|
}
|