1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 12:33:33 +02:00
llvm-mirror/test/CodeGen/X86/mask-negated-bool.ll
2016-10-11 16:04:37 +00:00

49 lines
1.3 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: llc < %s -mtriple=x86_64-unknown-unknown | FileCheck %s
define i32 @mask_negated_extended_bool1(i1 %x) {
; CHECK-LABEL: mask_negated_extended_bool1:
; CHECK: # BB#0:
; CHECK-NEXT: negl %edi
; CHECK-NEXT: andl $1, %edi
; CHECK-NEXT: movl %edi, %eax
; CHECK-NEXT: retq
;
%ext = zext i1 %x to i32
%neg = sub i32 0, %ext
%and = and i32 %neg, 1
ret i32 %and
}
define i32 @mask_negated_extended_bool2(i1 zeroext %x) {
; CHECK-LABEL: mask_negated_extended_bool2:
; CHECK: # BB#0:
; CHECK-NEXT: movzbl %dil, %eax
; CHECK-NEXT: negl %eax
; CHECK-NEXT: andl $1, %eax
; CHECK-NEXT: retq
;
%ext = zext i1 %x to i32
%neg = sub i32 0, %ext
%and = and i32 %neg, 1
ret i32 %and
}
define <4 x i32> @mask_negated_extended_bool_vec(<4 x i1> %x) {
; CHECK-LABEL: mask_negated_extended_bool_vec:
; CHECK: # BB#0:
; CHECK-NEXT: movdqa {{.*#+}} xmm2 = [1,1,1,1]
; CHECK-NEXT: pand %xmm2, %xmm0
; CHECK-NEXT: pxor %xmm1, %xmm1
; CHECK-NEXT: psubd %xmm0, %xmm1
; CHECK-NEXT: pand %xmm2, %xmm1
; CHECK-NEXT: movdqa %xmm1, %xmm0
; CHECK-NEXT: retq
;
%ext = zext <4 x i1> %x to <4 x i32>
%neg = sub <4 x i32> zeroinitializer, %ext
%and = and <4 x i32> %neg, <i32 1, i32 1, i32 1, i32 1>
ret <4 x i32> %and
}