1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 20:23:11 +01:00
llvm-mirror/test/CodeGen/AArch64/arm64-addp.ll
Simon Pilgrim 91bb437eb8 [AARCH64] Enable AARCH64 lit tests on windows dev machines
As discussed on PR27654, this patch fixes the triples of a lot of aarch64 tests and enables lit tests on windows

This will hopefully help stop cases where windows developers break the aarch64 target

Differential Revision: https://reviews.llvm.org/D22191

llvm-svn: 275973
2016-07-19 13:35:11 +00:00

33 lines
938 B
LLVM

; RUN: llc < %s -mtriple=arm64-eabi -aarch64-neon-syntax=apple -mcpu=cyclone | FileCheck %s
define double @foo(<2 x double> %a) nounwind {
; CHECK-LABEL: foo:
; CHECK: faddp.2d d0, v0
; CHECK-NEXT: ret
%lane0.i = extractelement <2 x double> %a, i32 0
%lane1.i = extractelement <2 x double> %a, i32 1
%vpaddd.i = fadd double %lane0.i, %lane1.i
ret double %vpaddd.i
}
define i64 @foo0(<2 x i64> %a) nounwind {
; CHECK-LABEL: foo0:
; CHECK: addp.2d d0, v0
; CHECK-NEXT: fmov x0, d0
; CHECK-NEXT: ret
%lane0.i = extractelement <2 x i64> %a, i32 0
%lane1.i = extractelement <2 x i64> %a, i32 1
%vpaddd.i = add i64 %lane0.i, %lane1.i
ret i64 %vpaddd.i
}
define float @foo1(<2 x float> %a) nounwind {
; CHECK-LABEL: foo1:
; CHECK: faddp.2s
; CHECK-NEXT: ret
%lane0.i = extractelement <2 x float> %a, i32 0
%lane1.i = extractelement <2 x float> %a, i32 1
%vpaddd.i = fadd float %lane0.i, %lane1.i
ret float %vpaddd.i
}