1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 20:23:11 +01:00
llvm-mirror/test/CodeGen/AArch64/framelayout-unaligned-fp.ll
Owen Anderson f252e214b7 Revert "Revert "Reapply D70800: Fix AArch64 AAPCS frame record chain""
This reverts commit bc9a29b9ee6ade4894252b1470977142c32b4602.

The reasoning that this patch was wrong was itself incorrect
(see discussion on llvm-commits). This patch does seem to be exposing
a latent SVE code generation bug on non-public tests, which should
not block a correctness fix for public, non-SVE use cases.
2020-09-01 19:29:03 +00:00

43 lines
1.2 KiB
LLVM

; RUN: llc -verify-machineinstrs < %s | FileCheck %s
; The purpose of this test is to construct a scenario where an odd number
; of callee-saved GPRs as well as an odd number of callee-saved FPRs are
; used. This caused the frame pointer to be aligned to a multiple of 8
; on non-Darwin platforms, rather than a multiple of 16 as usual.
target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
target triple = "aarch64-unknown-linux-gnu"
@a = global i64 0, align 4
define i64 @b() {
entry:
%call = tail call i64 @d()
%0 = alloca i8, i64 ptrtoint (i64 ()* @d to i64), align 16
%1 = ptrtoint i8* %0 to i64
store i64 %1, i64* @a, align 4
%call1 = call i64 @e()
%conv = sitofp i64 %call1 to float
%2 = load i64, i64* @a, align 4
%call2 = call i64 @f(i64 %2)
%conv3 = fptosi float %conv to i64
ret i64 %conv3
}
; CHECK-LABEL: b:
; CHECK: str d8, [sp, #-32]!
; CHECK-NEXT: stp x29, x30, [sp, #8]
; CHECK-NEXT: str x19, [sp, #24]
; CHECK-NEXT: add x29, sp, #8
; CHECK: sub sp, x29, #8
; CHECK-NEXT: ldr x19, [sp, #24]
; CHECK-NEXT: ldp x29, x30, [sp, #8]
; CHECK-NEXT: ldr d8, [sp], #32
; CHECK-NEXT: ret
declare i64 @d()
declare i64 @e()
declare i64 @f(i64)