mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 20:23:11 +01:00
4bfea803ed
After D98856 these tests will by default break (fatal_error) if any of the wrong interfaces are used, so there's no longer a need to have a RUN line that checks for a warning message emitted by the compiler.
135 lines
5.2 KiB
LLVM
135 lines
5.2 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=aarch64-linux-gnu -mattr=+sve < %s | FileCheck %s
|
|
|
|
; UNPREDICATED
|
|
|
|
define void @store_promote_4i8(<vscale x 4 x i8> %data, <vscale x 4 x i8>* %a) {
|
|
; CHECK-LABEL: store_promote_4i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s
|
|
; CHECK-NEXT: st1b { z0.s }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
store <vscale x 4 x i8> %data, <vscale x 4 x i8>* %a
|
|
ret void
|
|
}
|
|
|
|
define void @store_split_i16(<vscale x 16 x i16> %data, <vscale x 16 x i16>* %a) {
|
|
; CHECK-LABEL: store_split_i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h
|
|
; CHECK-NEXT: st1h { z1.h }, p0, [x0, #1, mul vl]
|
|
; CHECK-NEXT: st1h { z0.h }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
store <vscale x 16 x i16> %data, <vscale x 16 x i16>* %a
|
|
ret void
|
|
}
|
|
|
|
define void @store_split_16i32(<vscale x 16 x i32> %data, <vscale x 16 x i32>* %a) {
|
|
; CHECK-LABEL: store_split_16i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s
|
|
; CHECK-NEXT: st1w { z3.s }, p0, [x0, #3, mul vl]
|
|
; CHECK-NEXT: st1w { z2.s }, p0, [x0, #2, mul vl]
|
|
; CHECK-NEXT: st1w { z1.s }, p0, [x0, #1, mul vl]
|
|
; CHECK-NEXT: st1w { z0.s }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
store <vscale x 16 x i32> %data, <vscale x 16 x i32>* %a
|
|
ret void
|
|
}
|
|
|
|
define void @store_split_16i64(<vscale x 16 x i64> %data, <vscale x 16 x i64>* %a) {
|
|
; CHECK-LABEL: store_split_16i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d
|
|
; CHECK-NEXT: st1d { z7.d }, p0, [x0, #7, mul vl]
|
|
; CHECK-NEXT: st1d { z6.d }, p0, [x0, #6, mul vl]
|
|
; CHECK-NEXT: st1d { z5.d }, p0, [x0, #5, mul vl]
|
|
; CHECK-NEXT: st1d { z4.d }, p0, [x0, #4, mul vl]
|
|
; CHECK-NEXT: st1d { z3.d }, p0, [x0, #3, mul vl]
|
|
; CHECK-NEXT: st1d { z2.d }, p0, [x0, #2, mul vl]
|
|
; CHECK-NEXT: st1d { z1.d }, p0, [x0, #1, mul vl]
|
|
; CHECK-NEXT: st1d { z0.d }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
store <vscale x 16 x i64> %data, <vscale x 16 x i64>* %a
|
|
ret void
|
|
}
|
|
|
|
; MASKED
|
|
|
|
define void @masked_store_promote_2i8(<vscale x 2 x i8> %data, <vscale x 2 x i8> *%a, <vscale x 2 x i1> %pg) {
|
|
; CHECK-LABEL: masked_store_promote_2i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: st1b { z0.d }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
call void @llvm.masked.store.nxv2i8(<vscale x 2 x i8> %data, <vscale x 2 x i8> *%a, i32 1, <vscale x 2 x i1> %pg)
|
|
ret void
|
|
}
|
|
|
|
define void @masked_store_split_32i8(<vscale x 32 x i8> %data, <vscale x 32 x i8> *%a, <vscale x 32 x i1> %pg) {
|
|
; CHECK-LABEL: masked_store_split_32i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: st1b { z1.b }, p1, [x0, #1, mul vl]
|
|
; CHECK-NEXT: st1b { z0.b }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
call void @llvm.masked.store.nxv32i8(<vscale x 32 x i8> %data, <vscale x 32 x i8> *%a, i32 1, <vscale x 32 x i1> %pg)
|
|
ret void
|
|
}
|
|
|
|
define void @masked_store_split_32i16(<vscale x 32 x i16> %data, <vscale x 32 x i16> *%a, <vscale x 32 x i1> %pg) {
|
|
; CHECK-LABEL: masked_store_split_32i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: pfalse p2.b
|
|
; CHECK-NEXT: zip2 p3.b, p1.b, p2.b
|
|
; CHECK-NEXT: zip1 p1.b, p1.b, p2.b
|
|
; CHECK-NEXT: st1h { z3.h }, p3, [x0, #3, mul vl]
|
|
; CHECK-NEXT: zip2 p3.b, p0.b, p2.b
|
|
; CHECK-NEXT: zip1 p0.b, p0.b, p2.b
|
|
; CHECK-NEXT: st1h { z2.h }, p1, [x0, #2, mul vl]
|
|
; CHECK-NEXT: st1h { z1.h }, p3, [x0, #1, mul vl]
|
|
; CHECK-NEXT: st1h { z0.h }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
call void @llvm.masked.store.nxv32i16(<vscale x 32 x i16> %data, <vscale x 32 x i16> *%a, i32 1, <vscale x 32 x i1> %pg)
|
|
ret void
|
|
}
|
|
|
|
define void @masked_store_split_8i32(<vscale x 8 x i32> %data, <vscale x 8 x i32> *%a, <vscale x 8 x i1> %pg) {
|
|
; CHECK-LABEL: masked_store_split_8i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: pfalse p1.b
|
|
; CHECK-NEXT: zip2 p2.h, p0.h, p1.h
|
|
; CHECK-NEXT: zip1 p0.h, p0.h, p1.h
|
|
; CHECK-NEXT: st1w { z1.s }, p2, [x0, #1, mul vl]
|
|
; CHECK-NEXT: st1w { z0.s }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
call void @llvm.masked.store.nxv8i32(<vscale x 8 x i32> %data, <vscale x 8 x i32> *%a, i32 1, <vscale x 8 x i1> %pg)
|
|
ret void
|
|
}
|
|
|
|
define void @masked_store_split_8i64(<vscale x 8 x i64> %data, <vscale x 8 x i64> *%a, <vscale x 8 x i1> %pg) {
|
|
; CHECK-LABEL: masked_store_split_8i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: pfalse p1.b
|
|
; CHECK-NEXT: zip2 p2.h, p0.h, p1.h
|
|
; CHECK-NEXT: zip1 p0.h, p0.h, p1.h
|
|
; CHECK-NEXT: zip2 p3.s, p2.s, p1.s
|
|
; CHECK-NEXT: zip1 p2.s, p2.s, p1.s
|
|
; CHECK-NEXT: st1d { z3.d }, p3, [x0, #3, mul vl]
|
|
; CHECK-NEXT: st1d { z2.d }, p2, [x0, #2, mul vl]
|
|
; CHECK-NEXT: zip2 p2.s, p0.s, p1.s
|
|
; CHECK-NEXT: zip1 p0.s, p0.s, p1.s
|
|
; CHECK-NEXT: st1d { z1.d }, p2, [x0, #1, mul vl]
|
|
; CHECK-NEXT: st1d { z0.d }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
call void @llvm.masked.store.nxv8i64(<vscale x 8 x i64> %data, <vscale x 8 x i64> *%a, i32 1, <vscale x 8 x i1> %pg)
|
|
ret void
|
|
}
|
|
|
|
declare void @llvm.masked.store.nxv2i8(<vscale x 2 x i8>, <vscale x 2 x i8>*, i32, <vscale x 2 x i1>)
|
|
declare void @llvm.masked.store.nxv32i8(<vscale x 32 x i8>, <vscale x 32 x i8>*, i32, <vscale x 32 x i1>)
|
|
|
|
declare void @llvm.masked.store.nxv32i16(<vscale x 32 x i16>, <vscale x 32 x i16>*, i32, <vscale x 32 x i1>)
|
|
|
|
declare void @llvm.masked.store.nxv8i32(<vscale x 8 x i32>, <vscale x 8 x i32>*, i32, <vscale x 8 x i1>)
|
|
|
|
declare void @llvm.masked.store.nxv8i64(<vscale x 8 x i64>, <vscale x 8 x i64>*, i32, <vscale x 8 x i1>)
|