1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 03:53:04 +02:00
llvm-mirror/test/CodeGen
Than McIntosh bb4b34bbb7 Rework/enhance stack coloring data flow analysis.
Replace bidirectional flow analysis to compute liveness with forward
analysis pass. Treat lifetimes as starting when there is a first
reference to the stack slot, as opposed to starting at the point of the
lifetime.start intrinsic, so as to increase the number of stack
variables we can overlap.

Reviewers: gbiv, qcolumbet, wmi
Differential Revision: http://reviews.llvm.org/D18827

Bug: 25776
llvm-svn: 270559
2016-05-24 13:23:44 +00:00
..
AArch64 [AArch64] Disable narrow load merge by default 2016-05-20 18:45:49 +00:00
AMDGPU AMDGPU: Define priorities for register classes 2016-05-21 03:55:07 +00:00
ARM [ARM, AArch64] Match additional patterns to ldN instructions 2016-05-19 21:39:00 +00:00
BPF [BPF] Remove exit-on-error flag in test (PR27766) 2016-05-23 14:57:19 +00:00
Generic
Hexagon When looking for a spill slot in reg scavenger, find one that matches RC 2016-05-18 18:16:00 +00:00
Inputs
Lanai [lanai] Change reloc to use PIC_ by default and cleanup. 2016-05-20 21:41:53 +00:00
Mips [mips][mips16] Fix ZERO is not a CPU16Regs register error from the machine verifier. 2016-05-19 10:42:14 +00:00
MIR
MSP430
NVPTX
PowerPC [PowerPC] Add a testcase for TCO on string rvo function 2016-05-20 22:42:01 +00:00
SPARC [SPARC] Fix 8 and 16-bit atomic load and store. 2016-05-23 20:33:00 +00:00
SystemZ [SystemZ] Fix register ordering for BinaryRRF instructions 2016-05-18 13:24:57 +00:00
Thumb
Thumb2
WebAssembly [WebAssembly] Optimize away return instructions using fallthroughs. 2016-05-21 00:21:56 +00:00
WinEH
X86 Rework/enhance stack coloring data flow analysis. 2016-05-24 13:23:44 +00:00
XCore